Design and Development of a Digital Radio Frequency Control System for

Linear Accelerators by Pavinato, Stefano
    
Sede Amministrativa: Università degli Studi di Padova
Dipartimento di : Ingegneria dell' Informazione
___________________________________________________________________
CORSO DI DOTTORATO DI RICERCA IN: Ingegneria dell' Informazione
CURRICOLO: Scienza e Tecnologia dell'informazione
CICLO: XXX
Design and Development of a Digital Radio Frequency Control System for
Linear Accelerators
Tesi redatta con il contributo finanziario dell' INFN – Laboratori Nazionali di Legnaro
Coordinatore: Ch.mo Prof. Andrea Neviani
Supervisore: Ch.mo Prof. Matteo Bertocco
Co-Supervisore: Ch.mo Dr. Marco Bellato
Dottorando : Stefano Pavinato
 

UNIVERSITY OF PADOVA
DOCTORAL THESIS
Design and development of a
digital Radio Frequency control
system for linear accelerators
Author:
Stefano PAVINATO
Supervisors:
Dr. Marco BELLATO
Prof. Matteo BERTOCCO
A thesis submitted in fulfillment of the requirements
for the degree of Doctor of Philosophy
in the
Legnaro National Laboratories
National Institute for Nuclear Physics
January 2018

iii
“... but you must wager. It is not optional.”
Blaise Pascal

vAbstract
The new control system for Radio Frequency (RF) structures at Legnaro Na-
tional Laboratories (LNL) is presented in this document. LNL is one of
the four national laboratories of the National Institute for Nucler Physics
(INFN) and it is devoted to basic research in nuclear physics and nuclear-
astrophysics, together with applications of nuclear technologies. The sub-
ject of this Ph.D. thesis is indeed the development of a fully digital RF feed-
back system, focusing on the validation of the RF controller, its program-
ming and its integration in the particle accelerator control system. The RF
controller interacts directly with the cavities and it works in a real-time
closed loop. It is a set of analog and digital electronics which provides
phase, amplitude and frequency corrections to stabilize the RF field in pres-
ence of disturbances and vibrations due to other subsystems of the accel-
erator. The control algorithm is implemented via a programmable device
as an FPGA. This increases dramatically the flexibility and the programma-
bility of the controller. The digital board of the RF controller can work in
a wide range of the RF spectrum. It is a versatile tool, easy to adapt to
40/80/160/352 MHz resonators, thus spanning all types of cavities of the
final SPES configuration. At LNL, it may be used to control RF cavities
like bunchers to pulse the beam, superconducting cavities to accelerate the
beam and RF quadrupoles (RFQ) to both accelerate and focus the beam.
Most of them work in superconducting condition, while the other ones in
normal condition. The controlling and the monitoring of the RF controller is
done by the particle accelerator control system based on EPICS (Experimen-
tal Physics and Industrial Control System). It is a widely adopted software
framework for control systems. EPICS is a set of tools, libraries and appli-
cations developed collaboratively and used worldwide to create distributed
soft real-time control systems for scientific instruments such as particle ac-
celerators.
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Beam transport was carried out with the 8 cavities working in supercon-
ducting mode with the new instruments. The controller kept locked the
cavities for few days. In this time the controller has proven to be more sta-
ble and reliable than the precedent system.
The first chapter of the document introduces the SPES and ALPI facility
and the RF subsystem to a certain level of details: RF acceleration concepts
and Low Level RF (LLRF) control for an optimum energy gain of the par-
ticle beam. In order to better understand the issues faced during the de-
sign of the control system it is useful to derive mathematical models of the
RF cavities. This is the subject of the second chapter. In the third chapter
the disturbance sources of the accelerating field are listed, besides clarify-
ing the stability requirements, the frequency tuning of the cavities and their
driving modes. Furthermore, the choice of the frequency sampling is out-
lined. The fourth chapter introduces the controller in detail. The boards
functionalities are highlighted, the fundamental elements of the boards are
described as well as the communication between components and boards.
The fifth, sixth and seventh chapters describe the main contribution of this
Ph.D. thesis. The firmware development for the Field Programmable Field
Array, that is the heart of the RF controller, is covered in chapter five, em-
phasizing the module for the communication with the accelerator control
system and the module that implements the control algorithms. The sixth
chapter gives an overview of the EPICS framework, focusing on the driver
support, the integration of the RF controller with the EPICS based control
system is further expanded while in the last section the RF cavity tuning is
explained. The seventh chapter is split in two sections. The first section lists
the tests performed in order to qualify the boards of the RF controller. The
second section analyzes some key parameters acquired during a success-
ful beam test in real working conditions, where the performance of the new
controller has been evaluated. Finally, a concluding chapter summarizes the
results obtained so far and outlines improvements and future upgrades that
can implement new functionalities in the Radio Frequency control system.
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1.1 The SPES Project
SPES (Selective Production of Exotic Species) is one of the most important
project supported by the INFN (Istituto Nazionale di Fisica Nucleare). The
main goal is the development of a facility for neutron rich exotic beams pro-
duction to perform forefront research in nuclear structure, reaction dynam-
ics and interdisciplinary fields like medical, biological and material sciences
[1]. The LNL (Laboratori Nazionali di Legnaro) was chosen as the site for
the construction and operation of SPES.
Fig. 1.1 shows the layout of the SPES facility, from the Charge Breeder (CB)
[2] and the new injector, to the linear accelerator (Linac) ALPI [3] and the
transport lines to the experimental halls. The driver of the SPES accelerator
is a proton cyclotron (70MeV , 700µA) [4], that impinging the beam on a
uranium carbide target, produces exotic species mostly via nuclear fission.
The target is part of an ion source system, from which a q=1+ ion beam is
extracted, the unwanted contaminants are removed using a Wien filter and a
high resolution mass separator (HRMS) [5]. The purified beam is delivered,
through an electrostatic focusing line, to an ECR type CB. The CB and a
Figure 1.1: Layout of the SPES Facility.
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Figure 1.2: Layout of the ALPI Facility.
Continuous Wave (CW) RFQ [6], is the front end of a new injector complex
into the superconducting (sc) linear accelerator ALPI. The Radioactive Ion
Beam (RIB) is boosted through ALPI and sent to the three experimental halls
of LNL for physics experiments. The upgrades which would make ALPI
suitable as a RIB accelerator are in commissioning phase [7].
1.2 The "ALPI" Linear Accelerator
The ALPI Linac operates cavities under superconducting working condi-
tions. Fig. 1.2 shows the layout of ALPI. ALPI cavities are manufactured in
niobium (Nb) bulk or in Nb internally sputtered (coated) copper and they
are submerged in a bath of liquid He in order to keep them at a temperature
of 4 K because niobium achieves superconducting properties under a criti-
cal temperature of 9.2 K. This operating point allows maximum electromag-
netic fields significantly higher than cavities working at room temperatures.
The ALPI cavities are QWR (Quarter Wave Resonator) [8]. They are assem-
bled in groups of 4 into custom designed cryostats. The mechanical design
of an ALPI cavity is reported in Fig. 1.3. The shape section is a coaxial cable,
short-circuited at one end (where the RF magnetic field is maximum) and
1.2. The "ALPI" Linear Accelerator 3
open at the other (where the RF electric field is maximum). Ion bunches
cross each QWR cavity where electric field is highest and get accelerated by
the two gaps between the central drift tube electrode and the surrounding
cylinder cavity. The Linac is divided into three sections according to bunch
velocity and hence beam energy: the low beta section, whose QWR cavities
resonate at 80 MHz, the medium and high beta section with QWR cavities
resonating at 160 MHz.
(a) (b)
Figure 1.3: Mechanical design of a medium beta cavity. a) Front view b) lateral view.
Presently, ALPI can accelerate the beam coming from a Van Der Graaf injec-
tor and also from a second smaller Linac, more recently put into operation,
called PIAVE (acronym for "Positive Ion Accelerator for very low VElocity
ions").
In order to boost also the RIB coming from SPES, ALPI must be tuned. Most
of its components need to be revisited: RF controllers, RF control system,
RF power amplifiers and mechanical in the cavities: e.g. couplers, pick-ups
and tuners.
The work presented here is focused on the RF controller and RF control
system upgrade. The reasons are the following: the radioactive beam in-
jected from SPES will be of very low intensity, down to 107÷ 109 particles/s
and re-acceleration by ALPI needs higher resolution and higher stability
of the electromagnetic fields in the cavity, in order to minimize losses in
the transport lines due to the inherent de-focusing and steering of magnetic
and electrostatic lenses put along the beam path. Besides this, the existing
analog controllers have reached the end of their useful life and cannot be
maintained any longer.
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Figure 1.4: Acceleration in a RF gap.
1.3 Radio Frequency Acceleration
The RF system in a Linac has to focus the beam in the longitudinal direction,
minimize the de-focusing on the transverse plane and add up energy to ac-
celerate the beam. The phase between the RF signal and the beam is crucial
for a proper acceleration. The following dissertation is more detailed in [9].
In a gap of length L including an electromagnetic gradient, the rate of en-
ergy gained by a particle crossing that section is:
dE
dz
≈ ∆E
L
= q
Vc
lc
cos(ϕ(t)) = qEPEAK cos(ϕ(t)) (1.1)
where ϕ(t) is the angle between beam and RF signal.
From Fig. 1.4, E0 is defined as the energy gained by the synchronous particle
passing through the cavity at ϕs:
dE0
dz
= qEPEAK cos(ϕs) (1.2)
The particles in the bunch not synchronous with ϕs, gain an energy with
differs from E0 by a quantity:
dϵ
dz
=
d(E − E0)
dz
= qEPEAK [cos(ϕ(t))− cos(ϕs)] =
= qEPEAK [cos(ϕs + θ(t))− cos(ϕs)]
(1.3)
1.3. Radio Frequency Acceleration 5
Different energy gain, with the same initial conditions, means different ve-
locities. You may rewrite:
dθ(t)
dz
= ωRF
d
dz
(t− ts) = ωRF
(
1
v(t)
− 1
vs
)
= −ωRF
(
v(t)− vs
v(t)vs
)
(1.4)
The energy difference between a generic particle and the synchronous par-
ticle is:
ϵ(t) = E(t)− E0 = 1
2
m(v(t)2 − v2s) ≈ mvs(v(t)− vs) (1.5)
Then equation 1.4, considering the previous approximation too, becomes:
dθ(t)
dz
= −ωRF
mv3s
ϵ(t) (1.6)
The longitudinal dynamics of a generic particle with respect to the syn-
chronous particle is defined by:
dθ(t)
dz
= −ωRF
mv3s
ϵ(t)
dϵ(t)
dz
= qEPEAK [cos(ϕs + θ(t))− cos(ϕs)]
(1.7)
In order to analyze the stability of equilibrium points, equations 1.7 have to
be linearized around them:
dx(t)
dt
= f(x)→ f(x¯) = 0⇒ d(x(t)− x¯)
dt
= A(x(t)− x¯) (1.8)
At the equilibrium points, that is x¯ : (θ¯, ϵ¯) = (0, 0), equations 1.7 linearized
are:
dθ(t)
dz
= −ωRF
mv3s
ϵ(t)
dϵ(t)
dz
= −qEPEAK sin(ϕs)θ(t)
(1.9)
that is equivalent to:[
dθ(t)
dz
dϵ(t)
dz
]
= A
[
θ(t)
ϵ(t)
]
=
[
0 −ωRF
mv3s
−qEPEAK sin(ϕs) 0
][
θ(t)
ϵ(t)
]
(1.10)
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The eigenvalues λ of A are defined by the characteristic equation:
det(λI − A) = det
[
λ ωRF
mv3s
qEPEAK sin(ϕs) λ
]
= λ2 + x2 = 0 (1.11)
with x2 = −qEPEAK ωRFmv3s sin(ϕs). Studying the real part value and sign of
the eigenvalues, informations about the longitudinal dynamics stability are
deduced:
• If x2 > 0, ϕs = − arccos
(
E0
qEPEAK lc
)
+ 2Kπ. The equilibrium points are
stable;
• If x2 < 0, ϕs = arccos
(
E0
qEPEAK lc
)
+ 2Kπ. The equilibrium points are
unstable.
Therefore to guarantee the stability of the particle motion it is necessary to
keep the relative position between the bunch and the accelerating voltage
phase to certain values. The choice of the synchronous phase in the posi-
tive slope of the RF voltage provides longitudinal focusing, thanks to the
bunching effect and acceleration of the beam at the same time.
1.3.1 RF Acceleration in ALPI
In ALPI the RF accelerating structures are Quarter Wave Resonators (QWRs),
basically equivalent to coaxial lines. The coaxial line has two conductors,
center and outer, and it supports TEM modes. In the case of Linac QWRs
the coaxial structure is short-circuited at one end, while at the opposite end
the outer conductor is closed with a cap that forms a capacitor with the in-
ner conductor (Fig. 1.5). In Fig. 1.6 there is a representation of a QWR
considered as a transmission line. In this figure the capacitance CL formed
between inner conductor and final part of the outer conductor is outlined.
In a transmission line the relations between the voltage and the current
along the line are expressed by the Telegrapher ’s equations:⎧⎨⎩V (z) = V+e−γz + V−eγzI(z) = 1
Z0
(V+e
−γz + V−eγz)
(1.12)
with Z0 the characteristic impedance of the cavity and γ = jβW its propaga-
tion constant. Since at one end the coaxial line is short-circuited, equations
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Figure 1.5: ALPI QWR (on the left) and its transverse section (on the right). [10]
Figure 1.6: QWR transmission line electric model and current and voltage along the line.
[10]
1.12 turn into: ⎧⎨⎩V (z) = V+(e−γz − eγz) = −2jV+ sin(βW z)I(z) = 1
Z0
V+(e
−γz + eγz) = 2V+
Z0
cos(βW z)
(1.13)
From equations 1.13, the voltage V and hence the electric field E in the cav-
ity has a maximum at the edge of the cavity opposite to the short-circuit: for
βW z = π/2. Rewriting βW as:
βW =
2π
λ
(1.14)
the beamline is placed at z = l = λ/4, where E is maximum and can be used
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QWRs Low Beta Medium Beta High Beta
f0 [MHz] 80 160 160
L [cm] 18 18 18
β [% c] 0.056 0.11 0.13
G [Ω] 15.4 32 29
rsh [MΩ/m] 20.4 24 24
Ea [MV/m] 6 5 4.1
Pc [W] 7 7 7
Q0 8 · 108 3 · 108 3 · 108
Epeak/Ea 4.9 4.7 4.9
Bpeak/Ea [Gauss/(MV/m)] 100 104 106
Table 1.1: Parameters of the superconducting ALPI cavities.
to accelerate the charged particles. The fields are shown in Fig. 1.7. There-
fore the highest energy gain of the beam can be achieved if the charged
particle bunches pass the cavity cells when the electric field reaches its max-
imum (on-crest acceleration). Fluctuations in amplitude and phase lead to
spread the beam energy gain.
(a) (b)
Figure 1.7: Distribution of electromagnetic field in a QWR cavity at its eigenfrequency. a)
Front view b) lateral view.
In ALPI there are three kind of cavities. The main characteristics are listed
in table 1.1.
1.4 Radio Frequency Cavity Control
When a resonator operates slightly off resonance, amplitude and phase of
the field inside the cavity change with respect to the driving signal. The
eigenfrequency of a cavity changes mainly because it:
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Figure 1.8: Principle of RF control. A frequency detuning corresponds to a decreasing of
the amplitude and a phase shift. Therefore it is necessary a phase shift in the opposite
direction and an adjusting of the input power. [11]
• changes its shape (i.e. due to vibrations);
• changes its dimensions (due to cooling, when it gets superconductiv-
ity);
• changes the stored electromagnetic energy (Lorentz force detuning);
• changes the dielectric: from air to empty;
• changes the charged distribution inside (i.e. multipactoring, quench).
ALPI cavities, due to their superconducting nature, resonate in a narrow
bandwidth. Consequently, they are very susceptible to eigenfrequency changes
and even small perturbations can result in massive field variations. Ampli-
tude and phase fluctuations caused by these vibrations have to be compen-
sated by an RF control system (see Fig. 1.8).
When the resonance frequency changes there is a magnitude decrease of the
electric field inside the cavity, that has to be compensated by increasing the
input power. At the same time the electric field undergoes also a phase shift
that has to be correct applying a phase shift to the driving signal in opposite
direction.
This operation has to be done by a so called Low Level Radio Frequency
(LLRF) controller, that is part of the RF system: it is a fundamental part
of the accelerator complex that performs a specific and critical function. It
interacts directly with the cavity and other subsystems, and works in a real-
time loop.
The controller is the main subject of this thesis. Field Programmable Gate
Array (FPGA) replaces the previous analog controller by a novel digital RF
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control system. Main part of this thesis covers the development and valida-
tion of this system.
1.5 The Linac Software
The control system of a particle accelerator allows the operation of the ma-
chine, the monitoring of its status and the handling of exceptional condi-
tions. The control system makes possible to have access to the different
devices of the infrastructure from a unique and remote control room. The
status of the accelerator and beam lines can be displayed for each subsys-
tem. In the case of the RF subsystem, for instance, the new LLRF controller
allows the supervision of the signals picked up from the cavities, of the pa-
rameters of the control algorithms implemented in FPGA and of the signals
sent back to the power amplifiers. The integration of these functionalities
in the existing software control system has revealed to be impractical: that’s
why the whole control software has undergone a major revision moving
to a modern software framework called EPICS (Experimental Physics and
Industrial Control System) [12]. For the same reasons the LLRF control sys-
tem has required an accurate and specific development for the integration
in EPICS. This integration will be covered in next chapters.
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2 The Radio Frequency Cavities
2.1 The Cavity Resonator
A cavity resonator is a closed metal structure that confines radio frequency
electromagnetic fields. Resonant cavities are usually obtained from short-
circuited sections of a waveguide or a coaxial line.
Electromagnetic energy is stored in the cavity and the only losses are due
to finite conductivity of cavity walls and dielectric/ferromagnetic losses of
material filling the cavity. In order to dramatically increase the quality factor
Q of the resonator, it is necessary increase the conductivity of the cavity
walls exploiting superconductivity. The cavity must have openings to allow
beam passage.
2.1.1 From LC Circuit to Cavity Model
An LC circuit is the simplest form of RF resonator and it can be used as basic
cavity model. This electric circuit and a resonant RF cavity share common
aspects, as the fact that the energy is stored and periodically exchanged be-
tween the electric and magnetic fields. As shown in the cartoon in Fig. 2.1,
an LC circuit can be transformed into a RF cavity by increasing the reso-
nance frequency: this can happen by lowering L with the use of solid walls
and lowering C exploiting cylindrical or elliptical geometries. Finally, the
beam tubes have to be added to let the particles pass through.
2.2 Key Cavity Parameters
The dissertation done in this paragraph is detailed deeper in [13]. The stored
energy in a cavity is given by:
U =
1
2
µ0
∫
V
|H2|dv = 1
2
ε0
∫
V
|E2|dv (2.1)
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Figure 2.1: RLC representation of a RF cavity.
In any resonant system, one of the most important figure of merit is the
quality factor Q, which it is defined as:
Q0 =
ω0 × (stored energy)
Pc
= ω0
U
Pc
= ω0τ0 =
ω0
∆ω0
(2.2)
Q is defined also as:
Q0 =
G
Rs
(2.3)
Where G is the geometric factor that depends only on the cavity shape and
electromagnetic mode, but not on its size. On the other hand, Rs is the
surface resistance and it can be expressed as:
Rs(T ) = Ro +RBCS(T ) (2.4)
with Ro the residual resistance, usually of few nΩ, that comes from differ-
ent extrinsic contributions as: impurities/defects in the surface, hydrides
precipitates and trapped flux. Whereas the RBCS(T ) for niobium cavities
depends on the temperature according to the relation:
RBCS(T ) ≈ 2 · 10−4
(
f [MHz]
1500
)2
1
T
e−17.67/T [Ω] (2.5)
A useful parameter is the shunt impedance that determines how much ac-
celeration a particle can get for a given power dissipation in a cavity. A
common definition is:
rsh =
E2acc
P Ic
(2.6)
where P Ic is the power dissipation per unit length and the shunt impedance
is in [Ω/m].
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Figure 2.2: QWR cavity.
2.2.1 QWR Peculiarities
The characteristic impedance of a coaxial line is defined as:
Z0 =
η
2π
ln
(
r2
r1
)
(2.7)
with η =
√
µ0µr
ε0εr
. Here µ0, µr, ε0 and εr are the magnetic permeability of
free space, the relative permeability, the permittivity of free space and the
relative permittivity, respectively.
As mentioned in previous chapter, a QWR cavity can be considered a coaxial
line shorted at one hand and open at the opposite end. Therefore equation
2.7 is still valid for QWR cavities.
For these cavities the geometric factor is:
G = QRs =
2πη
λ
ln(r2/r1)
r−11 + r
−1
2
(2.8)
Some characteristics of a QWR cavity are:
• The length of the inner conductor is l = λ/4;
• The E field is zero at the short end;
• The gap is very small compared to the total length. From Fig. 2.2
d << l;
• The resonance modes are at frequencies ωn = 2(2n+ 1)πc/(4l);
• The lowest resonance frequency is ω0 = πc/(2l).
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Figure 2.3: Equivalent circuit of a resonant mode RF cavity.
2.3 Cavity Steady State Model
Fig. 2.3 reports the RLC model of a RF cavity. The two current sources
represent the current from the power amplifier (the generator) and from the
beam current (the so called beam loading). Applying Kirkhoff’s current law
to the nodes of the model we obtain:
1
R
vc(t) +
1
L
∫ T
0
vc(t)dt+ C
dvc(t)
dt
= iG(t) + iB(t) = iT (t)
v¨c(t) +
1
RC
v˙c(t) +
1
LC
vc(t) =
1
C
˙iT (t)
(2.9)
In steady state conditions the following hold: iT (t) = IT cos(ωct + α) =
ℜ{IT ejαejωct} = ℜ{I˜T ejωct} and vC(t) = VC cos(ωct + β) = ℜ{VCejβejωct} =
ℜ{V˜Cejωct}, where ωc is the carrier frequency.
Equation 2.9 can be rewritten as:
(jωc)
2V˜Ce
jωct +
1
RC
(jωc)V˜Ce
jωct +
1
LC
V˜Ce
jωct =
1
C
(jωc)I˜T e
jωct(
jωcC +
1
R
+
1
jωcL
)
V˜c = I˜T
V˜c =
1(
jωcC +
1
R
+ 1
jωcL
) I˜T = Zc(ωc)I˜T
(2.10)
with:
Zc(ωc) =
R
1 + jR
(
ωcC − 1ωcL
) = R
1− j tanΨ (2.11)
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|Zc(ωc)|
R
=
1√
1 +
[
R
(
1
ωcL
− ωcC
)]2 = 1√1 + tanΨ2 = cos(Ψ) (2.12)
Ψ is the angle between the driving current IT and the cavity voltage Vc and
it is defined as detuning angle of the cavity.
2.4 The Transient Model of the Cavity
For the control of the RF cavity, we have to modulate the amplitude/phase
components of the generator current iG(t). Considering a generic sine wave
of frequency fc and amplitude X , that is x(t) = X sin(2πfct). Let am(t) be
the modulation waveform. Then the amplitude modulation results when
the carrier x(t) is multiplied by the positive quantity (1 + am(t)):
xAM(t) = X(1 + am(t)) sin(2πfct) (2.13)
Let now ϕm(t) be the modulation waveform. The phase modulation results
when the argument of the carrier x(t) is shifted by the quantity ϕm(t):
xPM(t) = X sin(2πfct+ ϕm(t)) (2.14)
Combining the last two equations and applying them to iG(t) we get:
iG(t) = IG(1 + am(t)) sin(ωct+ ϕm(t))
iG(t) = IG(t) cos(ϕm(t)) cos(ωct)− IG(t) sin(ϕm(t)) sin(ωct)
iG(t) = IGIN (t) cos(ωct)− IGQ(t) sin(ωct)
(2.15)
Applying the Euler’s formula, the signal iG(t) can be expressed in phasor
representation as:
iG(t) = ℜ{iGL(t)ej2πfct} (2.16)
where iGL(t) = IGIN (t) + jIGQ(t).
The notation i˜G(t) = iGL(t)ej2πfct in the following, for representing the sig-
nals is used.
Based on the initial differential equation representing the fundamental res-
onant mode of the cavity (equation 2.9), we need to get a model describing
the dynamics of the modulation signals in iG(t), iB(t) and vc(t).
Equation 2.9 can be rewritten as:
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¨˜vc(t) +
1
RC
˙˜vc(t) +
1
LC
v˜c(t) =
1
C
˙˜iT (t) (2.17)
with v˜c(t) = vcL(t)ejωct, i˜T (t) = iTL(t)ejωct. Substituting in 2.17:
¨vcL(t)e
jωct + 2jωc ˙vcL(t)e
jωct − ω2cvcL(t)ejωct +
1
RC
(
˙vcL(t)e
jωct + jωcvcL(t)e
jωct
)
+
1
LC
vcL(t)e
jωct =
1
C
(
˙iTL(t)e
jωct + jωciTL(t)e
jωct
)
(2.18)
In equation 2.18 the terms ejωct can be simplified. As the bandwidth of the
complex envelope signal is much lower than the carrier frequency ωc/2π
the terms including the second derivative of the complex envelope of the
voltage and the first derivative of the complex envelope of the total current
are negligible, that is:
¨vcL(t) << ωc ˙vcL(t) , ¨vcL(t) << ω2cvcL(t) and ˙iTL(t) << ωciTL(t)
Hence equation 2.18 becomes:
2jωc ˙vcL(t)− ω2cvcL(t) +
1
RC
( ˙vcL(t) + jωcvcL(t))+
1
LC
vcL(t) =
1
C
iTL(t)
(2.19)
and grouping the terms involving ˙vcL(t) and vcL(t):(
2jωc +
1
RC
)
˙vcL(t) =
(
− jωc
RC
+ ω2c −
1
LC
)
vcL(t) +
jωc
C
iTL(t) (2.20)
Since ωc >> 1/RC and dividing by 2jωc, the equation simplifies to:
˙vcL(t) =
(
− 1
2RC
+
ω2c − ω20
2jωc
)
vcL(t) +
1
2C
iTL(t) (2.21)
Assuming that ωc ≈ ω0:
˙vcL(t) = −
(
1
2RC
+ j(ωc − ω0)
)
vcL(t) +
1
2C
iTL(t) (2.22)
Introducing the definition ω0R
2QL
= 1
2C
, 1
2RC
= ω0
2QL
= ω1/2 the cavity bandwidth
and ∆ω = ωc − ω0 the cavity frequency detuning, the final equation is:
˙vcL(t) = −
(
ω1/2 + j∆ω
)
vcL(t) +
ω0R
2QL
iTL(t) (2.23)
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Substituting the complex envelope by the in-phase/quadrature components
vcL(t) = vcIN (t) + jvcQ(t), iTL(t) = iTIN (t) + jiTQ(t) and separating the differ-
ential equation into real and imaginary parts:[
˙vcIN (t)
˙vcQ(t)
]
=
[
− ω0
2QL
ωc − ω0
−ωc + ω0 − ω02QL
][
vcIN (t)
vcQ(t)
]
+
ω0R
2QL
[
iTIN (t)
iTQ(t)
]
[
˙vcIN (t)
˙vcQ(t)
]
=
[
−ω1/2 ∆ω
−∆ω −ω1/2
][
vcIN (t)
vcQ(t)
]
+ ω1/2R
[
iTIN (t)
iTQ(t)
] (2.24)
Taking the Laplace transform and assuming initial conditions equal to zero:[
sVcIN (s)
sVcQ(s)
]
=
[
− ω0
2QL
ωc − ω0
−ωc + ω0 − ω02QL
][
VcIN (s)
VcQ(s)
]
+
ω0R
2QL
[
ITIN (s)
ITQ(s)
]
(2.25)
then: [
s+ ω0
2QL
−ωc + ω0
ωc − ω0 s+ ω02QL
][
VcIN (s)
VcQ(s)
]
=
ω0R
2QL
[
ITIN (s)
ITQ(s)
]
(2.26)
Finally:[
VcIN (s)
VcQ(s)
]
=
ω0R
2QL
[
s+ ω0
2QL
−ωc + ω0
ωc − ω0 s+ ω02QL
]−1 [
ITIN (s)
ITQ(s)
]
=
=
ω0R
2QL
1
(s+ ω0
2QL
)2 + (ωc − ω0)2
[
s+ ω0
2QL
ωc − ω0
−ωc + ω0 s+ ω02QL
][
ITIN (s)
ITQ(s)
]
=
=
[
Z11 Z12
Z21 Z22
][
ITIN (s)
ITQ(s)
] (2.27)
where:
Z11 = Z22 =
ω0R
2QL
s+ ω0
2QL
s2 + ω0
QL
s+ ( ω0
2QL
)2 + (ω0 − ωc)2
Z21 = −Z12 = ω0R
2QL
ω0 − ωc
s2 + ω0
QL
s+ ( ω0
2QL
)2 + (ω0 − ωc)2
(2.28)
Hence we can define the transfer function Z˜c(s) [14] as:
Z˜c(s) = Z11(s) + jZ21(s) =
ω0R
2QL
s+ ω0
2QL
+ j(ω0 − ωc)
s2 + ω0
QL
s+ ( ω0
2QL
)2 + (ω0 − ωc)2 (2.29)
The bode diagrams of these transfer functions are represented in Fig. 2.4,
Fig. 2.5 and 2.6. Fig. 2.4 shows Z11 or equivalently Z22 when the frequency
detuning is zero. In this condition the RF cavity at its own resonance mode
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Figure 2.4: Z11 transfer function with zero detuning. This was obtained substituting to 2.28
the typical values for an ALPI medium beta cavity.
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Figure 2.5: Z11 transfer function with 50/2π Hz of detuning. This was obtained substituting
to 2.28 the typical values for an ALPI medium beta cavity.
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Figure 2.6: Z12 transfer function with 50/2π Hz of detuning. This was obtained substituting
to 2.28 the typical values for an ALPI medium beta cavity.
is well described by a first order low-pass filter. Furthermore, the in-phase
and quadrature components are decoupled.
In Fig. 2.5 and Fig. 2.6 Z11 and Z12, with a frequency detuning of 50/2π Hz,
are shown respectively. The in-phase and quadrature are coupled and the
cavity model is not time invariant since∆ω = ∆ω(t). In particularZ12 shows
that the coupling between the two components is a second order low-pass
filter.
2.5 Coupling
To excite a resonant mode, the cavity has to be connected to an RF power
source via an input coupler through a cavity port. The input coupler is
modeled as an ideal transformer, as shown in Fig. 2.7. If RF source is turned
off, the stored energy will be dissipated now not only in R, but also in Z0n2,
that is the generator impedance referred to the secondary. Thus:
Ptot = P0 + Pext
P0 = Pc =
V 2c
R
=
V 2c
R/Q0 ·Q0 Pext =
V 2c
Z0n2
=
V 2c
R/Q0 ·Qext
(2.30)
20 Chapter 2. The Radio Frequency Cavities
Figure 2.7: Equivalent circuit of a cavity coupled with an RF source. [15]
where Qext is an external quality factor associated with an input coupler.
The external Q factors depend also on RF probe, beam pipes and dielectric.
Then the total power loss can be associated with the loaded Q factor, which
is:
1
QL
=
1
Q0
+
1
Qext
+
1
Qext1
+
1
Qext2
+ ... (2.31)
For each port a coupling parameter can be defined as:
β =
Q0
Qext
(2.32)
The parameter β, referred to the input coupler, quantifies how strongly the
coupler interact with the cavity.
For heavy ion superconducting Linac, like ALPI, the RF power to inject into
cavities is mainly determined by the necessity to reach a sufficient overcou-
pling to guarantee an acceptable bandwidth in the order of a few tens of
Hz. Indeed if the coupling coefficient increases, the loaded Q decreases and
hence the bandwidth ∆ω becomes wider, as can be seen from equation 2.2.
2.6 Forward/Reflected Power
The cavity voltage is determined by the forward and reflected waves at the
load:
Vc = Vforw + Vrefl (2.33)
In this section the beam current will be taken into account. In Fig. 2.3, it is
represented by IB, with a magnitude Ib and a beam phase ϕ0 with respect to
the generator phase.
According to the dissertation by Sergey Belomestnykh, reported for the sake
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of clarity in appendix A, the forward voltage, the reflected voltage and the
forward power are respectively:
Vforw =
IbR/QQext
2
(cos(ϕ0) + j sin(ϕ0)) +
Vc
2
β + 1
β
(1 + j tanΨ′) (2.34)
Vrefl = −IbR/QQext
2
(cos(ϕ0) + j sin(ϕ0)) +
Vc
2
β + 1
β
(
β − 1
β + 1
− j tanΨ′
)
(2.35)
Pforw =
V 2c
4R/QQext
(β+1)2
β2
[(
1 + IbR/QQL
Vc
cos(ϕ0)
)2
+
(
tanΨ′ + IbR/QQL
Vc
sin(ϕ0)
)2]
(2.36)
with
tanΨ′ = 2QL
∆ω
ω
(2.37)
where QL is the loaded Q factor and ∆ω is the cavity resonance detuning
from the RF frequency.

23
3 Radio Frequency Control Design
3.1 Introduction
Radio frequency control, as applied to Linacs, generally implies the mea-
surement of the key parameters of the RF field (amplitude, phase and fre-
quency) and the processing of those parameters formalized to its regulation.
The smart I/O controller discussed here, is the embodiment of the above
concepts with the task of controlling and maintaining a specified phase,
amplitude and frequency stability of the electric field in QWR cavity dur-
ing beam transport, despite the presence of different kinds of perturbations.
The cavities act as filters, with an extremely huge Q due superconducting
conditions. They exhibit a narrow frequency bandwidth and their capacity
to store energy decreases rapidly when moving away from the resonance
frequency. Hence it becomes essential to extend the frequency range to
compensate small perturbations that have frequencies from a few Hz up
to some KHz. These perturbations have to be compensated by the low level
RF control system. This chapter details the main sources of disturbances,
the influence on the field regulation, the compensation used, the key com-
ponents of a general RF application and the choices that have been taken to
implement the components of the LLRF control system.
3.2 Sources of Disturbances
The basic disturbances affecting a superconducting cavity working in a CW
Linac are:
• beam loading;
• static Lorentz Force Detuning (LFD);
• microphonics;
• slow frequency drift.
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Tuning, compensation Type
Very slow
Quasi-stastic, pre-tuning
Niobium plunger
Three stub tuner
Pneumatic bellows
Slow
< 1Hz, compensation of Helium pressure fluctuation
and beam loading
Warm motor + lever + tuning plate
Cold motor driven lever
Fast
Microphonic and LFD compensation
None / overcoupling
Variable reactance
Mechanical with piezo actuator
Table 3.1: Compensation type. [13]
These disturbances belong to two groups: the repetitive ones and the non-
repetitive ones. The repetitive components are regular and can be fixed by
a feedforward control. Non-repetitive disturbances are not predictable and
they have to be compensated by a feedback controller. The main disturbance
contributions are described in the next sections.
Depending on the frequency of the disturbances, the tuning and the com-
pensation can be done in different ways as summarized in Tab. 3.1.
3.2.1 Beam Cavity Interaction
When bunches cross the cavities they transfer electromagnetic energy to the
field resonating in cavity. These phenomena are described in terms of wake-
fields [13]. Long range wake fields, or Higher Order Modes (HOMs), lead to
a longitudinal and transverse emittance spread. If the HOMs do not decay
sufficiently between bunches, fields from subsequent bunches can interfere,
causing various instabilities. In order to obtain the total cavity voltage at
the fundamental frequency, taking account of the beam cavity interaction,
we need to consider the beam induced voltage. This was already done in
the previous chapter and in appendix A. In equation 2.36 the two terms cor-
respond to active and reactive parts of the beam loading. This disturbance
depends on the beam current magnitude, the repetition rate, amplitude and
phase of the particle beam with respect to the RF field phase in cavity. Usu-
ally these parameters remain unchanged during operation, e.g. they can be
classified as a repetitive disturbance source.
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3.2.2 Lorentz Force Detuning
The Lorentz force detuning (LFD) is another repetitive disturbance. The
electromagnetic field exerts forces on thin cavity walls, changing its geom-
etry. The entity of the changes is proportional to the electric and magnetic
energy stored in the cavity. The detuning represents a constant drift of the
cavity eigenfrequency. If the system operates in CW mode, the detuning
reaches a final steady state when the induced deformations and the stiffness
of the cavity match. To overcome this problem one could simply detune the
cavity by the RF field induced frequency shift.
3.2.3 Microphonics
Microphonics are mechanical vibrations of cavity’s wall, excited by external
factors as in the cooling system, vacuum pumps and motors. Usually these
disturbances oscillate within few hundred hertz. These mechanical vibra-
tions perturb the cavity shape, moving its eigenfrequency, as shown in Fig.
3.1. The small changes in the resonance frequency, due to the high Q, have
a non negligible effect on the field, since the RF drive frequency is fixed.
Therefore the field magnitude decreases and its frequency shifts with re-
spect to the reference. These detuning consequences must be compensated
by the feedback controller.
3.2.4 Slow Frequency Drift
Generally, slow frequency drifts are identified with the pressure fluctuation
in the cryogenic system. Helium pressure in cryostats fluctuates causing
pressure changes on the cavity walls, which induces detuning of the reso-
nant frequency. This disturbance source changes in a slow time scale and
is not predictable. This can be classified as a non-repetitive disturbance
source.
3.3 Disturbances at LNL
In the previous section the main disturbances have been described. In this
section the impact of these disturbances is evaluated in order to understand
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Microphonic
disturbation
Figure 3.1: Microphonics effects on cavity resonance frequency.
why a mechanical frequency tuning control and an electronic feedback for
field control are necessary.
3.3.1 Beam Cavity Interaction
Combining equations 2.36 and 2.37, one can see that in order to compensate
the reactive part of the beam impedance, the cavity has to be detuned in
such a way that:
IbR/QQext sin(ϕ0) + Vc
β + 1
β
tanΨ′ = 0 (3.1)
∆ω = −IbR/Qωsin(ϕ0)
2Vc
(3.2)
Substituting in equation 3.2 the values in table 1.1 and knowing that the
typical beam current at LNL is in the order of tens to hundred nA, one finds
that:
IbR/Qωsin(ϕ0)
2Vc
≈ 1
100
Therefore the beam interaction with respect to the accelerating field in the
cavity is negligible .
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3.3.2 Lorentz Force Detuning
The QWRs used are mechanically stable and thanks to their symmetric and
circular structure they have a satisfactory stiffness. The frequency detuning
due to the Lorentz force detuning it has been measured to be:
∆f
E2a
= 1
Hz
(MV/m)2
(3.3)
Furthermore Lorentz force detuning is almost constant during operation
since the Linac is operated in cw mode. Therefore the frequency drift due
to LFD is an offset that can be neglected for a feedforward compensator.
3.3.3 Microphonics
With microphonics we mean mechanical vibrations of the cavities in the
range of few Hz to hundreds of Hz. As described in table 3.1, these fre-
quency disturbances are compensated by overcoupling the QWR cavity to
enlarge its bandwidth and through the RF power injected in the cavity (equa-
tion. 3.4). To perform this compensation the power amplifiers have an extra
power budget. The power dissipated in the cavity to keep the gradient field
for a correct acceleration is Pc ≈ 7W . Low beta cavities are excited by 1 KW
power amplifiers, meanwhile medium and high beta ones are excited by 100
W power amplifiers. The forward power sourced by the power amplifier is:
Pforw =
V 2c
4R/Q0Qext
(β + 1)2
β2
[
1 +
(
2QL
∆ω
ω
)2]
(3.4)
It was obtained from eq. 2.36 without considering the beam load. The de-
pendence of the forward power depending on the frequency detuning in a
low beta cavity is shown in Fig. 3.2.
So using only an electronic feedback control we can compensate micro-
phonic disturbances that detune the cavity resonance frequency up to 200Hz.
3.3.4 Slow Frequency Drift
In superconducting cavities, slow frequency drifts are basically due to pres-
sure changes ∆p in the liquid helium bath. The medium and high beta SRF
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Figure 3.2: Forward power vs. detuning frequency for a low beta cavity.
cavities exhibit a shift of their eigenfrequency due to ∆p of:
∆f
∆p
=
1
100
Hz
mbar
(3.5)
while the low beta cavities:
∆f
∆p
= 1
Hz
mbar
(3.6)
The pressure in the helium tank is stabilized at 50 mbar and in typical work-
ing condition there can be a pressure variation of 5 mbar/min. Hence, look-
ing at the table 3.1, we need a slow compensation system. This is accom-
plished using warm motor + lever + tuning plate, e.g a mechanical tuning.
3.4 RF Key Components
Each LLRF controller can control at the same time up to eight cavities. The
RF signals picked up from the cavities are sampled by RF ADCs. The dig-
itized signals are fed into a field programmable gate array (FPGA) which
implements the control loop. The signals processed by the FPGA are in-
phase/quadrature modulated and sent to power amplifiers and hence to the
cavities. The main feature of the new control system is an all digital control
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Figure 3.3: Key components of a digital RF application.
loop that originates from direct sampling of the antenna RF signal. In-phase
and quadrature components are obtained by a suitable choice of the under-
sampling frequency, while control of the amplitude and phase field in the
cavity is based on a digital Complex Phase Modulator (CPM).
Fig. 3.3 shows the main blocks of a LLRF control application. In the next
sections, the key aspects of the LLRF controller implementation and pro-
gramming are analyzed.
3.5 The Undersampling Technique
Signals picked up from the cavities are affected by disturbances whose fre-
quencies are much lower with respect to the eigenfrequency of the cavity.
The detection of the components will be illustrated in this section.
The maximum Nyquist frequency available with the Analog Digital Con-
verters (ADC) can be smaller than the RF frequencies of interest. The RF
signal frequencies, in the context of this work, lie in the second or third
Nyquist zone. The idea behind undersampling technique is sample the RF
signals in order to obtain a replica of the signal at baseband, without requir-
ing an additional down-conversion [16].
In order to extract the I/Q information from the samples, the sampling fre-
quency fs for a correct down-conversion, has to be chosen following the
relations [17]:
fs > 2B (3.7)
fs =
4fRF
2 ·N − 1 (3.8)
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2N -1
4
Figure 3.4: Block diagram of an I/Q demodulator.
where fRF is the resonance frequency of the cavities and B the bandwidth
of the RF signal. These conditions ensure that a non overlapped alias will
appear centred at fs/4. In our study, the inequality 3.7 is always met.
Conceptually the digitalization of the signal works as in Fig. 3.4.
The RF signal, if needed, is band-pass filtered in order to avoid aliasing
effects. Then it is sampled directly with an ADC operating at a frequency
as described in equation 3.8. The ADCs generate a digital sequence of I, Q,
-I, -Q etc. This stream of values is separated into a data stream of I and Q
components, respectively, by an I/Q demodulator (Fig. 3.4). The alternating
signs are removed otherwise the CORDIC algorithm (section 5.8.2) can have
ambiguities during signal processing. The output signals are the I and Q
values [18].
The drawback of this technique is that for signals sampled outside the first
Nyquist zone, the clock and aperture jitter have a larger impact on the re-
sulting error.
3.6 Cavity Control
The basic functionality of a feedback control system is illustrated by Fig. 3.5.
The controlled system (plant) can be affected by several disturbances. The
controlled variable is compared to the set-point by estimating the difference
between the plant output and the set-point. The resulting difference is called
tracking error. The controller derives the control signal from the tracking
error and sends it to the actuator to control the system.
The main requirements in the design of a control system are:
• stability;
• rejection of disturbances and noise effects;
• ability to track the reference signal.
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Figure 3.5: Block diagram of a basic feedback loop.
The feedback loop in Fig. 3.5 can be modeled with three inputs: the ref-
erence r, the plant disturbance w and the measurement noise n. So it is
possible to write three relations between the inputs and each output signal.
In the context of this work, the control is optimized for the measured signal
y, that is proportional to the field resonating in the cavity, but also the track-
ing error e is of great interest for control. These two signals are studied as
outputs of the system.
The system of Fig. 3.5 is linear, therefore the relation between inputs and
outputs can be expressed in terms of the transfer functions. Let Y (s), E(s),
R(s), D(s) and N(s) the Laplace transforms of y, e, r, d and n, respectively.
The two transfer functions are:
Y (s) =
1
1 +K(s)G(s)
W (s) +
K(s)G(s)
1 +K(s)G(s)
(R(s)−N(s)) =
= S(s)W (s) + T (s)(R(s)−N(s))
(3.9)
E(s) =
1
1 +K(s)G(s)
(R(s)−N(s)−W (s)) =
= S(s)(R(s)−N(s)−W (s))
(3.10)
where S(s) is the so called sensitivity transfer function and T (s) the com-
plementary sensitivity transfer function. Indeed:
T (s) + S(s) = 1 (3.11)
Feedback control has to attenuate both the disturbance and noise signals
respect to the measured signal Y (s). In order to reduce the importance of
the measurement error N(s), T (s) should be small, while in the other hand
to reduce the importance of the plant disturbances W (s), S(s) should be
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Figure 3.6: Open loop shape of the transfer function given by the cascade between con-
troller and RF cavity model in resonance.
small. The trade-off to consider is between attenuation measurement er-
rors and plant disturbances. Since, usually, the plant disturbances lie at low
frequencies (i.e. microphonics), while measurement errors typically have
higher frequencies (i.e. crosstalk in RFFE input channels, see section 7.2.4)
the conflict between T (s) and S(s) is solved by making the former small at
some frequencies and the latter small at other frequencies. The controller
frequency behavior (K(s)) is shaped in such a way to have S(s) small at low
frequencies and T (s) small at higher frequencies.
|S(jω)| small implies |K(jω)G(jω)| = L >> 1 at low frequencies, |T (jω)|
small implies |K(jω)G(jω)| = ε << 1 at high frequencies. Furthermore, for
a good stability margin, a rule of thumb requires a gain margin of at least
10 dB and a phase margin of at least 45 degrees. Other conditions may be
required, e.g. a zero steady state error despite of step disturbances.
The cavity transfer function G(s), as defined in equation 2.29, at resonance
(∆ω = 0), it behaves like a first order low-pass filter; the shape of |K(jω)G(jω)|
is represented in Fig 3.6. The controller chosen is a proportional-integral PI
controller.
An important parameter to consider in the design of the controller is the
delay of the control ring. A delay in the time domain is transformed in
3.7. Cavity Mode of Operation 33
Laplace domain as f(t− τ)→ F (s)e−sτ .
e−sτ =
1
esτ
≈
(
1
1 + sτ
n
)n
(3.12)
That is, the delay for the stability analysis can be considered as multiple
poles at high frequency; this means that the delay limits the feedback gain
and reduces the stability margins.
3.7 Cavity Mode of Operation
The cavities can be excited in two ways. The choice depends primarily
on the cavity bandwidth and which disturbances are concerned. In the so
called Generator Driven Resonator (GDR) mode, the RF field sourced by
a frequency generator is fed into the cavity and there is the possibility to
choose the desired magnitude and phase field in cavity.
On the other hand, in the Self Excited Loop (SEL) mode, the controller, the
power amplifier and the cavity resonator form a closed loop that, under ad-
equate conditions, oscillates at a frequency determined essentially by the
cavity parameters.
Different loaded quality factors of the cavities (and so different bandwidths)
make different control algorithms necessary. Superconducting cavities with
an high Q, are susceptible to microphonics, that cause great fluctuations
with respect to the cavity bandwidth; hence the controller has to operate
much faster. This is usually accomplished with the SEL algorithm.
The GDR is normally used to control resonators where their resonance fre-
quency keeps close to the operating frequency, that is within their band-
width. For example, room temperature resonators like the high energy
bunchers are controlled in GDR mode. The following sections describe how
these algorithms work.
3.7.1 Generator Driven Resonator
In GDR mode (see Fig. 3.7) the signal picked up from the cavity is compared
with the reference signal phase. The phase and amplitude signals, obtained
through the in-phase and quadrature decomposition, are compared with
the respective set-points. The resulting tracking errors are multiplied by
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Figure 3.8: Block diagram of a cavity controlled in SEL.
appropriate control gains and the signals so obtained are used to drive the
power amplifier and hence the cavity.
3.7.2 Self Excited Loop
The cavity works in a closed loop. The loop contains an amplifier, the cavity,
and a phase shifter. In the presence of enough high gain and a loop phase of
2π (or multiples of it) the loop starts oscillating. The cavity acts as a narrow
band-pass filter and thereby filters out everything, except the resonance fre-
quency.
Essentially the cavity is locked to the phase of the external reference signal.
If the phase between cavity output and input is modified through the phase
shifter, the cavity must change its phase in order to keep the ring phase
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constant. A change in the phase means for the cavity a move of the working
point along the resonance shape, that is a change of the resonance frequency.
The drawback of this technique is that there is a crosstalk between the phase
correction and the amplitude correction, since when the cavity moves along
the resonance shape the field amplitude changes accordingly. That is why it
is mandatory insert a CPM: the CPM adds a correction vector (as shown in
Fig. 3.9) in quadrature to its input vector that is proportional to the phase
error and therefore corrects for phase and magnitude errors caused by a
detuned cavity.
3.8 Analog/Digital Conversion
The input downsampling process can be reversed to produce the RF output.
Fig. 3.10 shows conceptually how the up-conversion works. In section 3.5,
it was described how a Direct Down Conversion (DDC) system samples in-
phase and quadrature components (I and Q) of the signal at the sampling
frequency given by the equation 3.8. Similarly, digital up-conversion feeds
a digital to analog converter (DAC) at the same sampling frequency of the
ADC. The I and Q signals are multiplied by +1 and −1 alternately before
being multiplexed and converted to the analog domain. A typical output of
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Figure 3.10: Block diagram of an I/Q modulator.
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Figure 3.11: Typical DAC output in time domain.
the DAC in time domain is reported in Fig. 3.11. The quadrature compo-
nents are updated at the same rate and series of harmonics are generated.
The DAC generates spectral lines at fs/4 and at (2 · N − 1)fs/4, with N =
2,3,4 ...., as shown in Fig. 3.12. The signal of interest is at frequency fRF and
by filtering out this frequency we get the controlled signal variable. The
drawback of this technique is that the harmonic of interest has a small en-
ergy content and the filtering requirements are matched only by the use of
an analog band-pass filter with narrow and sharp bandwidth.
3.9 Mechanical Tuning
In this document by mechanical tuning we refer to the frequency tuning
done by slow tuners. The tuners are mechanical systems that deform the
cavity walls or bottom plates forcing to resonate at the desired resonance
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Figure 3.12: DAC output spectrum. The marker indicates the fRF .
frequency f0. When the linear accelerator operates, they guarantee the fre-
quency compensation due to slow frequency drift. Tuners, but in general
can be of different types, used in QWR cavities rely on the deformation of
the lower plate of the cavity using a motor. As sketched in the previous
chapter, the QWR cavity is essentially a coaxial line short-circuited at one
end. The equivalent circuit, shown in Fig. 2.3, is formed by the lumped
elements of a coaxial line, whose values are:
C =
2πε
ln(r2/r1)
L = µ
2π
ln(r2/r1) R =
Rc
2π
(
1
r2
+
1
r1
)
(3.13)
where Rc is the surface resistivity of conductor. The circuit resonates at a
frequency f0 = 1/2π
√
LC.
At the opposite end of the short-circuited end, the cavity is closed through
a plate, whose geometry can be deformed by the tuning mechanism. This
plate and the central inductor form the two armatures (placed at distance d
« l, as shown in Fig. 1.5) of the load capacitor CL, which is in parallel with
the capacitor C. The equivalent capacitor is then:
Ceq =
C · CL
C + CL
(3.14)
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Figure 3.13: QWR line transmission capacitance with and without the load capacitance.
So that the resonance frequency of the QWR becomes:
f0 =
1
2π
1√
LCeq
(3.15)
Therefore when the slow tuner deforms the lower plate, it actually changes
the loading capacitor CL, hence the Ceq and finally the resonance frequency
f0. In our case the slow tuner used for low beta cavities is a lever tuner,
actuated by a standard stepper motor. It is capable of a resolution better
than 0.33 mm (equivalent to 1 Hz frequency steps), with a tuning range
close to 30 KHz and with a very small and constant backlash.
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4 The Radio Frequency Controller
4.1 Introduction
In a particle accelerator the RF controller is the core of the LLRF system. It
implements the LLRF control. It processes the signal picked up from the
cavity to guarantee a stable operation, besides providing the user interface
to set and get live parameters. The core of the controller is a collection of
analog and digital electronics boards which control the loops from the cav-
ities to the RF amplifiers, provide constant phase and amplitude of the RF
field in the gap despite the presence of perturbations coming from the exter-
nal environment. The digital signal processing is performed in a field pro-
grammable gate array (FPGA), that also computes the parameters needed
to control the resonance frequency of the cavities modifying their shape.
This chapter highlights the main tasks of the RF controller and of the boards
composing the controller emphasizing the choices taken during the design
phase. A high level outline of the boards components and connections is
presented, detailing some of their main features.
4.2 Low Level Radio Frequency Functionalities
The RF controller is in charge of:
1. matching the power level of the signals picked up from the cavities to
a suitable value to be sampled by RF ADCs;
2. undersampling these signals at frequency fs (sec. 3.5) and hence ex-
tracting the in-phase and quadrature RF field components;
3. implementing the digital signal processing in according to the selected
cavity driving mode (sec. 3.7) and the cavity control algorithm param-
eters (sec. 3.6);
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4. up-converting the in-phase and quadrature components of the signal
modulated through the PI controllers;
5. filtering through a narrow band-pass filter and then amplify the sig-
nals coming from the DACs (sec. 3.8);
6. distributing the clock locked with the master facility oscillator to the
components that need it;
7. measuring the forward and the reflected power of the eight controlled
cavities (sec. 2.6);
8. monitoring some analog signals through the inspection channels (sec.
4.4.3);
9. providing the interface for the slow control with the particle accelera-
tor control system.
4.2.1 The Octal Resonator Controller Box
The functionalities listed above are implemented by means of several elec-
tronic boards and components. In detail points 1 and 5 are taken care by
by the Radio Frequency Front End (RFFE) board (sec. 4.4) and the Helical
Resonator filters (sec. 4.5), points 2, 3, 4, 6 and 9 are implemented by the
4.2. Low Level Radio Frequency Functionalities 41
Figure 4.2: Octal Resonator Controller (front view). On top the RF IOC.
Figure 4.3: Contents of the ORC box. On top there is the RF IOC and below the RFFE.
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Figure 4.4: Contents of the ORC box. On top there are eight helical filters and the PM.
Radio Frequency Input/Output Controller (RF IOC) (sec. 4.3), point 7 is re-
alized by the Power Monitor (PM) board and point 8 is achieved using two
DRS4 evaluation boards [19]. All these boards and components are housed
in a unique box called Octal Resonator Controller (ORC) box, Fig. 4.2. An
high level outline of these components and boards and connections is rep-
resented in Fig. 4.5
4.3 The Radio Frequency I/O Control Board
The digital RF Input/Output Controller (RF IOC) is represented in Fig. 4.6.
Each RF controller controls up to eight cavities at the same time. It is es-
sentially composed of four high linearity dual channel RF ADCs, a Xilinx
Kintek 7 FPGA in which the LLRF logic is implemented using VHDL code
and four high speed, high performance dual channel DACs. Both ADCs
and DACs support a JESD204B [20] compatible high speed serial input data
interface. The clock signals are generated by two clock jitter cleaners (PLLs).
ADCs, DACs and PLLs feature an SPI slave interface to access their internal
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Figure 4.5: Block diagram of the ORC.
registers. Each PLL can drive up to seven JESD204B compatible convert-
ers. The slow control is realized through the IPbus protocol [21], [22]. These
features of the RF IOC board are detailed in the next sections.
4.3.1 Analog Digital Converters Requirements
The ADC characteristics are mostly determined by the accuracy required in
the working points of the phase and amplitude field in cavity. For a mod-
ern heavy ion Linac like ALPI, it is required a phase of at least 0.5◦ and a
gradient accuracy of about 0.5% rms. From these values we can derive the
specifications for signal to noise ratio (SNR) for the ADC [23].
The magnitude error holds:
SNRMag = −20 ∗ log(ErrMAGNITUDE) (4.1)
while the phase error holds:
SNRPh = −20 ∗ log(sin(45◦ + ErrPHASE)− cos(45◦)) (4.2)
44 Chapter 4. The Radio Frequency Controller
Figure 4.6: RF IOC board.
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To evaluate the SNR due to the phase error, we need to derive the amplitude
difference between the in-phase I and quadrature Q components, the worst
case is when the magnitude of I is equal to the magnitude of Q, i.e. when
the field phase is 45◦. The SNR requirement has to be kept in the whole gra-
dient dynamic range |EMIN | → |EMAX |, that in ALPI typical configurations
is |EMIN | = 3.5 MV/m in a low beta cavity and |EMAX | = 5 MV/m in a
medium beta cavity. Hence the ADC must have a SNRADC greater than:
SNRADC ≥ max(SNRMag, SNRPh) + 20 ∗ log( |EMAX ||EMIN | ) (4.3)
where 20 ∗ log( |EMAX ||EMIN | ) ≈ 3 dB.
A gradient stability of 0.5% rms means a SNR = −20 log(0.005) = 46 dB. In
the other hand the phase requirement is 0.5◦. This implicates for example a
SNR = −20 ∗ log(sin(45 + 0.5)− cos(45)) = 44.2 dB.
The SNR of an ideal ADC is given by the following equation:
SNRADC = 6.02 ∗N + 1.76 (4.4)
This means that our ADC has to have at least an equivalent number of bit
equal to ENOB = (SNRADC − 1.76)/6.02 = 7.9 → 8, with SNRADC =
46 + 3 = 49 dB. Furthermore, other factors are included into the SNR com-
putation. In DDC the clock jitter is one of the most important issue, as the
ADC input frequency is increased, the SNR decreases primarily because of
clock jitter.
In the ultimate configuration, the RF IOC has to be able to sample RF signals
spanning up to 352 MHz, hence the SNR of 49 dB must be guarantee also at
this frequency.
The requirements for the DACs are not so tight as for the ADCs. Since they
are in the feedforward path of the control loop, the signal errors are small in
comparison to power amplifier contributions and disturbances described in
the previous chapter.
4.3.2 Communication Between Converters and FPGA
The RF IOC controls at the same time eight cavities, by housing eight ADCs
and eight DACs; all these converters have to communicate with a single
FPGA at high speed. Moreover, to directly sampling the RF spectrum at
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Figure 4.7: OSI model implemented by JESD204B protocol.
moderately high frequencies GSPS ADCs are necessary. The JESD204B pro-
tocol has been designed to address these issues by exploiting high speed
serial links and actually the standard supports serial data rates up to 12.5
Gbps.
The use of JESD204B presents some key benefits: e.g. the reduction of the
number of synchronous digital lines by serializing their activity onto high
speed lanes with balanced codes and embedded clock. The reduced number
of high speed differential lanes on the PCB dramatically reduces its com-
plexity and the Simultaneous Switching Noise (SSN) due to the fast syn-
chronous commutation of many digital signals (in our case the number of
tracks has been reduced from 16 to 4 for each converter). The improve-
ments come at the expense of increased speed of serial lanes and the forced
use of complex electronics for serialization and deserialization. There are
some drawbacks to this standard interface: the two most dominant are an
increased link latency and an increased FPGA firmware complexity.
The JESD204B specification defines four key layers that implement the pro-
tocol data stream, as shown in Fig. 4.7. The transport layer maps the conver-
sion between samples and framed, unscrambled octets. The optional scram-
bling layer scrambles/descrambles the octets, spreading the spectral peaks
to reduce EMI. The data-link layer handles link synchronization, setup, main-
tenance and encodes/decodes the optionally scrambled octets to/from 10-
bit characters. The physical layer is responsible for transmission and re-
ception of characters at the bit rate. A logic core that implements the link
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Figure 4.8: JESD204B transmitter/receiver implementation using Xilinx FPGA. [24]
layer, combined with a configurable SERDES that realizes the physical layer,
forms the basis for a JESD204B link. Fig. 4.8 shows block diagrams of a
JESD204B transmitter and receiver on a Xilinx FPGA. The transmitter/re-
ceiver lanes implement the scramble and link layers; the 8B/10B encoder/de-
coder and the physical layer are implemented in the GTX gigabit transceivers
[24].
A single converter (ADC or DAC) can be mapped to a single-lane link or
can be mapped to a multi-lane link (L is the number of the lanes). Multiple
converters can also be mapped onto multiple lanes for M number of ADCs
in the same device. In each lane are transmitted F octets and S samples per
frame. The frame assembly byte representation is pictured in Fig. 4.9.
The JESD204B standard defines three different subclasses: 0, 1, and 2. The
distinction between subclasses is whether to achieve a time reference align-
ment or not. This is a requirement for deterministic latency.
Subclass 0 does not determinate latency, whereas subclass 1 and 2 do. In
subclass 1, the protocol aligns the time reference using a SYSREF signal,
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Figure 4.9: Frame assembly byte representation. [25]
whereas in subclass 2, the protocol gets the time reference alignment using
a SYNC signal.
In this project we don’t care about deterministic latency, hence for all the
devices the subclass 0 is taken.
4.3.3 Field Programmable Gate Array
The FPGA is a programmable logic device and it constitutes the core of the
control process. It is in charge of digital signal processing, the control of the
cavities in according to the driving mode and the control of the parameters
(see also table 5.1) chosen. The FPGA is an integrated circuit that can be
configured using Hardware Description Languages (HDLs) such as VHDL
or Verilog [26], [27]. The use of FPGA matches our requirement, since it can
perform the control of eight cavities at the same time independently. In the
RF IOC, the selected FPGA is a Kintek-7, XC7K355T manufactured by Xilinx
[28], with a good performance/consumption ratio due to its manufacturing
process at 28nm. The RF IOC needs 16 high speed serial transceivers for the
JESD204B serial links to the converters: e.g. 4 dual ADCs and 4 dual DACs.
One more serial link is necessary for the slow control link to the accelerator
control system. For the communication between FPGA and the integrated
circuits in the RF IOC and in other boards of the ORC box, roughly 250
GPIOs are necessary. We selected the XC7K355T model that matches our
requirements.
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Currently the design of control firmware for eight cavities holds on a re-
source usage of 35%, leaving room for future enhancement and features.
The 7 series FPGAs GTX serial transceivers [29] are power efficient transceivers,
supporting line rates from 500 Mb/s to 12.5 Gb/s. Each transceiver is highly
configurable and tightly integrated with the programmable logic resources
of the FPGA. The main features in which we are interested are:
• 2-byte and 4-byte internal datapath to support different line rate re-
quirements;
• 8B/10B encoding and decoding;
• comma detection and byte and word alignment;
• line rate support up to 12.5 Gb/s;
Therefore these transceivers are fully qualified to implement the physical
layer of the JESD204B protocol.
4.3.4 Analog Digital Converter
The selected ADC, that satisfies the requirements outlined before, is the
ADS42JB69 [30] manufactured by Texas Instrument. It is an high linear-
ity, dual channel, 16 bit, 250 MSPS ADC. This device support the JESD204B
serial interface with data rates up to 3.125 Gbps. The ADS42JB69 can be
configured using a serial programming interface (SPI) and has a pipeline
architecture.
The SNR of the ADC is limited by three different factors, as shown in equa-
tion 4.5. Quantization noise is typically negligible in pipeline converters
and amounts to 96 dBFS for a 16 bit ADC. Thermal noise limits SNR at low
input frequencies and clock jitter affects SNR for higher input frequencies.
SNRADC [dB] = −20 log
√
(
10−
SNRQuantizationNoise
20
)2
+
(
10−
SNRThermalNoise
20
)2
+
+
(
10−
SNRJitter
20
)2
(4.5)
SNR limitation due to clock jitter can be expressed as:
SNRjitter[dB] = −20 log(2πfINTjitter) (4.6)
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Figure 4.10: SNR versus Input Frequency and External Clock Jitter for ADS42JB69.[30]
The total clock jitter (Tjitter ) has two components: the internal aperture jitter
is set by the noise of the clock input buffer and the external clock jitter. Tjitter
can be calculated by:
Tjitter =
√
T 2jitter−External−Clock + T
2
aperture (4.7)
The dependence of the SNR value on the amount of external jitter for differ-
ent input frequencies, is shown in Fig. 4.10.
4.3.5 Digital Analog Converter
The DACs used in the board are the DAC1653D [25] manufactured by In-
tegrated Device Technology (IDT). They are high speed, high performance,
16 bit, dual channels (’A’ and ’B’) Digital to Analog Converters DACs that
integrate a JESD204B compatible high speed serial input data interface. The
DAC1653D requires configuration through SPI slave interface to access the
internal registers. The DAC1653D generates two complementary current
outputs on pins IOUTAP/IOUTAN and IOUTBP/IOUTBN , correspond-
ing to channel ’A’ and ’B’ respectively, providing a programmable full scale
output current Ifs of 20 mA. This is an useful feature because, as outlined in
section 3.8, the up-conversion process has the drawback of generating the
useful harmonic with a low energy content; the programmable gain of the
final RF amplifier inside the DAC helps solving this issue. The full scale
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Figure 4.11: DAC1658. Dual core block register allocation map.
Figure 4.12: DAC1658. Analog gain control registers.
current of DAC A is setting through two parameters:
IfsA = DAC_A_AGAIN_X2 ·DAC_A_AGAIN [9 : 0] · 25 (4.8)
Similarly for DAC B:
IfsB = DAC_B_BGAIN_X2 ·DAC_B_BGAIN [9 : 0] · 25 (4.9)
These parameters are defined in the dual DAC core block. They are showed
in Fig. 4.11 and in Fig. 4.12.
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Figure 4.13: LMK04828B block diagram.
4.3.6 Clock Distribution
The timing system in ALPI Linac is based on the distribution of a unique
harmonic at 160 MHz that serves both as originating frequency for the cav-
ities resonance and as a phase reference for maximum accelerating field.
The timing distribution network consists of a ovenized master oscillator
distributed across the plant in a semi rigid cable and split tops at each cryo-
stat location. At each top the master clock is fed to the resonator controller
which in turn derives all its internal clocks as phase locked fractional times
of the reference harmonic. These are the clocks for the GTX transceivers
of the FPGA, ADCs and DACs. This work is done by two Dual/Cascade
PLLs LMK04828b [31] manufactured by Texas Instruments, which provide
support also for JEDEC JESD204B. Since in the design we use the JESD204B
subclass 0, we don’t care about the SYSREF clock outputs. The first stage of
the PLL is driven by the signal coming from the ALPI master oscillator at
frequency fALPI = 160MHz. An external CVHD-950 VCXO [32] at 100 MHz
provides the reference clock for the second stage of the PLL. The internal
Voltage Controlled Oscillator (VCO) of the second stage works in the range
from 2415 MHz to 2460 MHz. To provide the right sampling frequency for
the ADCs and meet the VCO range condition a decimation factor D has to
be inserted in eq. 3.8, that can be rewritten as:
fs = D
4fRF
2 ·N − 1 ,∀N ∈ Z|N ≥ 1 (4.10)
The superconducting cavities resonate at 80MHz or 160MHz. Following
equation 4.10, the sampling frequencies fs has been chosen as to yield the
smallestN and to be the same for both fRF = 80MHz and for fRF = 160MHz.
Choosing the smallest N means select the subharmonic with the highest en-
ergy content for the down/up conversion. Table 4.1 lists the parameters that
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Figure 4.14: PLL block diagram with loop filter highlighted.
satisfy these requirements. Therefore the sampling frequency is:
fs = D
4fRF
2 ·N − 1 = 121.9MHz
Table 4.1: Values of equation 4.10.
fRF [MHz] N D
80 11 8
160 11 4
As seen in section 4.3.4, jitter in the clock signals is a critical parameter in
the design of the board. The LMK04828 PLL provides the lowest jitter fig-
ure over a wide range of output frequencies and phase noise integration
bandwidths, nominally hundreds of femto seconds at fs.
As reported in Fig. 4.14, in order to avoid stability problems at each PLL
stage an external loop filter is added by means of a passive RC network.
In practice a zero is added to the open loop transfer function by placing a
resistor R1 in series with the capacitor C1. An extra smoothing capacitor C2
is often used to smooth out the rapid voltage steps which would occur from
the other capacitor being charged through a resistor by means of a switch
which is opening and closing. The resistance and capacitances values are
computed by the following equations (a derivation of these equations and
the meaning of the parameters is in appendix B):
R1 =
2πNωc
ICPKV CO
b
b− 1 (4.11)
C1 = τ2/R1 (4.12)
C2 =
τ2τ3
τ2 − τ3/R1 (4.13)
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4.4 Radio Frequency Front End Board
Cavity pick-ups and power couplers present power levels that are not com-
patible with the digital circuitry of the RF IOC board. In fact these power
levels are not even unique, in the sense that they depend not only on the cav-
ity manufactured process (e.g. 80 MHz vs 160 MHz cavities, a niobium bulk
vs niobium sputtered cavities) but also on the working conditions: warm
or superconducting cavities, well conditioned or non conditioned cavities
exhibit different input and output power levels. A flexible adaption of the
power levels to/from the cavities is the task of the RF Front End (RFFE)
board. The circuitry from the cavity pick-up and routed to ADC in the RF
IOC board is called input channel (ICh) and from the DACs output stage
to the power amplifier is called output channel (OCh). RFFE is divided in
eight sections, one for each cavity controlled. Every section is formed by an
input channel and an output channel. Furthermore for each section there
are some inspection channels used to monitor the analog signals. Some of
them are at the input of the IChs and at the output of the IChs in order to
monitor the signals picked up from the cavities and the signals at the input
of the ADCs.
4.4.1 Input Channels
The signals coming from the cavities, depending on their working points,
are spanned in a wide power range. In conditioning operation it is esti-
mated a -30dBm power level, while in superconducting working with zero
detuning angle a 33dBm power level is estimated at the input of each input
channel (ICh). The signal is then adapted to be sampled by the ADCs of
the RF IOC. These ADCs can accept at their inputs an RF signal with maxi-
mum voltage of 2.5V, that is 18 dBm in 50 Ω system. Therefore the ICh has
both to attenuate or amplify the signals. In typical working conditions, the
signal picked up from the cavity has to pass through the RFFE encounter-
ing the smaller number of components in order to reduce added noise as
much as possible. Fig. 4.16 shows the block diagram of the ICh. A 4 dB
absorptive attenuator is the first component in the input chain and a digital
programmable step attenuator DAT-15R5-SP+ [33], manufactured by Mini-
Circuits, offers an attenuation range up 15.5 dB in step of 0.5 dB, via a 5
control bit programmable with a serial interface. At this point three paths
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Figure 4.15: RFFE board.
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Figure 4.16: Block diagram of the input channel.
Figure 4.17: Block diagram of the output channel.
can be selected via the programmable switches HSWA2-30DR+ [34] man-
ufactured by Mini-Circuits. In the upper path there is only a transmission
line, in the middle path there is an RF amplifier with a fixed 22 dB gain re-
duced by a limiter and in the lower path there is an additional RF amplifier
with a fixed 22 dB gain, for a total maximum input gain of 31 dB.
4.4.2 Output Channels
The output channel (OCh) is used to amplify the harmonic at the output
of the helical filter, that as reported in section 3.7, has a small energy con-
tent at frequency fRF . The component used for this purpose is the Variable
Gain Amplifier (VGA) IDTF1240NBGI [35], a dual intermediate frequency
digital variable gain amplifier, manufactured by IDT. Each VGA has a pro-
grammable variable gain from -11dB to 20 dB, with step of 0.5 dB, controlled
by a 6 bit parallel interface. Since in this application we need the sensitiv-
ity of 0.5 dB, but a wider range, two VGAs have been cascaded, in order to
obtain a maximum gain of 40dB.
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Figure 4.18: Block diagram of a 8:1 multiplexer.
4.4.3 Inspection Channels
The inspection channels are used to monitor some analog signals in each of
the eight sections in the board. In the RFFE the are two inspection channels
and there they are present also in the RF IOC at the output of the DACs. Di-
rectional couplers are used to pick a portion of the signal, through the cou-
pled port. The directional couplers housed in the boards have an insertion
loss lower than 1dB, a directivity higher than 40 dB and a coupling factor
of 11. The coupled ports are the eight inputs of a multiplexer, as shown in
Fig. 4.18, formed by 7 RF switches. It is used to select which one out of
eight channels monitored. The output of each multiplexer is connected in
an input of an embedded oscilloscope (DRS4 evaluation board).
4.5 Helical Filters
The digital to analog conversion process carried out by RF IOC DACs pro-
duces an output signal with wide harmonic content due to the high speed
commutation of analog levels that sum up to form the desired signal shape.
It is therefore mandatory to filter out the undesired harmonics of the DACs
output signal before its injection in the power amplifier and cavity power
coupler. As written in section 3.7, it is crucial to filter out the harmonic
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f0
[MHz]
Insertion
Loss
[dB]
BW @
3dB [MHz]
Stop
Lower
freq. [MHz]
Stop
Higher
freq. [MHz]
Att. @
stop freq.
[dB]
S11 @ f0
[Ω]
S22 @ f0
[Ω]
80 < 4.5 < 3 73 87 > 50 50± 20% 50± 20%
160 < 4.5 < 3 145 175 > 50 50± 20% 50± 20%
Table 4.2: Helical filters main features.
containing the proper phase signal, but with a small signal content at fre-
quency fRF . For the filtering process Helical Resonator Filters have been
chosen. They exhibit a reasonable Q factor and excellent performance over
a wide temperature range with less volume and mass compared to con-
ventional coaxial cavity filters operating in this band. This type of filters
becomes particularly attractive as components of the new cavity radio fre-
quency controllers of ALPI Linac and RFQ accelerators, where low volume
coupled with high reliability and electrical performance is a requirement
[36]. In the filter design has been carried out a trade-off between filter size,
(a) (b)
Figure 4.19: Interfaces of "Helical version 2.07" software tool.
mechanical complexity and performances. We wanted an insertion loss less
than 4 dB, an attenuation in the stop band of at least of 50 dB and a size
for each filter, both at 80 MHz and 160 MHz, compatible with the volume
available in the ORC box. In the design process we used the "Helical version
2.07" software (Fig. 4.19). In its interfaces the input parameters were tuned
in order to get the features desired, e.g. a helical resonator filters with three
cavities.
So far only filters with a central frequency of 80MHz and 160MHz have been
prototyped and manufactured. The main features of these filters are listed
in table 4.2.
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Figure 4.20: Filter prototypes under construction.
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5 Firmware
5.1 Introduction
As described in chapter 4, the core element of the LLRF controller system is
the RF IOC board. This board is in charge of the amplitude and phase con-
trol loops and of the communication with the accelerator control system.
These functionalities are implemented through a Field Programmable Gate
Array. The firmware developed for the FPGA has been written in VHDL.
This chapter introduces some of choices taken in the firmware implemen-
tation and a description of the firmware structure as shown in Fig. 5.1; the
different blocks correspond to VHDL modules included in the project. Each
module encapsulates part of the functionalities of the board, as detailed in
the following sections.
5.2 Fixed Point Arithmetic
Fixed-point arithmetic has been chosen. It has low latency and occupy not
many resources in the FPGA. Fixed-point arithmetic is a variant of the typ-
ical two’s complement signed fixed-point representation where a binary
comma is implicitly defined. This has the advantage that the required basic
arithmetic operations can be implemented in the same way as for unsigned
numbers. This makes the implementation simpler and more efficient.
The fixed_pkg library is part of the VHDL standard [37]. The library de-
fines two data types: the UFIXED for unsigned fixed point type and the
SFIXED for signed fixed point type arithmetic. Methods for conversion be-
tween types are defined in the library too. When control algorithms are im-
plemented digitally, special care has to be taken with respect to arithmetic
overflows. The fixed_pkg library was written in order to make sure that
overflow does not occur and defines a function for rounding the number in
case of overflow or underflow; this is implemented through resize function.
The resize function can be used as a rounding and saturation primitive for
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adjusting the size of fixed-point operands. As inputs, it accepts a fixed-point
operand, a left and a right index bound and two additional arguments that
specify the rounding (underflow handling) and saturation (overflow han-
dling) mechanisms. Different underflow (rounding to nearest and trunca-
tion) and overflow (saturation or wrap-around) schemes are supported [38].
Essentially, in digital signal processing of the cavity signals we care about
two different values: the numerical representation of the magnitude field in
cavity and its phase. Two approaches have been taken regarding the over-
flow: for the magnitude field cavity the saturation approach has been taken,
while for the phase numerical representation, wrap-around was chosen.
5.3 Functionalities
The FPGA is responsible of the following tasks:
1. implementation of the data link layer and physical layer of the JESD204B
protocol both in reception and transmission (Fig. 4.8); e.g. decoding
the signals coming from the four dual channel ADCs and coding the
signals transmitted to the DACs;
2. demodulation of the digitized signals coming from the ADCs in order
to extract the I/Q components (Fig. 3.4);
3. modulation of the signals to send to the DACs, that is the first step of
the up-conversion process (Fig. 3.10);
4. data transmission to the accelerator control system via Gigabit Ether-
net link and reception from the accelerator control system of the con-
trol and configuration commands;
5. executing configuration commands of ICs (ADCs, DACs and PLLs)
and boards (RFFE and PM board), using SPI interface and IIC interface
respectively;
6. executing control commands through the internal registers;
7. application of the proportional-integral control law to the signal rep-
resenting the amplitude and phase field in cavities;
8. selection of the SEL and GDR driving cavities operating modes.
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Figure 5.1: Top view of the firmware architecture.
The firmware has been written connecting entities that implement the differ-
ent functionalities listed above. The top module is the higher level module
that instantiates all entities and contains all FPGA I/Os. An outline of the
top module is represented in Fig. 5.1. In the next sections all the modules
are detailed.
5.4 The IPbus Core
The IPbus protocol is a simple control protocol for reading and modifying
registers within Internet Protocol aware hardware devices which have a vir-
tual A32/D32 bus [39]. The IPbus protocol lies in the application layer of
the networking model. Each IPbus host device (in this project the RF IOC
board) has an IP address and a port number through which it accepts IPbus
control packets. The IPbus firmware suite has been designed for low level
controls in the context of the CERN CMS experiment [21].
As shown in Fig. 5.2, the main components of the IPbus core are:
• interface to Ethernet MAC core and protocol engines for UDP, ICMP
and ARP;
• SoC bus master which decodes an IPbus transaction list;
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Figure 5.2: Block diagram of IPbus core. [39]
• a bus fabric allowing the attachment of multiple slaves to the SoC bus
with address decoding. The bus fabric arranges for a slave to see ac-
tivity on the bus when it is being addressed.
In this project the slaves are the so called "Configuration registers",
"Control loop registers" and "Transceiver registers" as shown in Fig.
5.1.
5.5 Transceiver Interface
As stated in the previous chapter, the communication between FPGA and
ADCs and DACs is based on the JESD204B protocol. In the physical layer
data is serialized, 8b/10b encoded, transmitted and received at line rate
speeds. The physical layer of this protocol and part of the data link layer are
implemented via GTX transceivers [40]. In order to utilize a GTX transceiver,
it is necessary to instantiate a primitive called GTXE2. Four GTXE2 chan-
nels clustered together with one GTXE2_COMMON primitive form a Quad.
The GTXE2_COMMON primitive contains a PLL. Each GTXE2_CHANNEL
primitive consists of a channel PLL, a transmitter, and a receiver. Fig. 5.3
shows a single external reference clock connected to multiple transceivers
within a single Quad. This is the configuration chosen in this project. The
clock is generated by the same PLL and at the same frequency of the clock
signals used by ADCs and DACs.
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Figure 5.3: Quad outline.[40]
Figure 5.4: JESD204B receiver implementation. [24]
5.6 RX and TX Lanes
The "RX Lanes" entity receives the data deserialized from the transceiver
and translates them in a format suitable to be processed by the following
block. In this block the transport layer and part of the data link layer (Fig.
5.4) are implemented. In this project the JESD204B option for data scram-
bling protocol is not exploited. The scrambling can be used to reduce peak
spectral emissions on the high speed serial lanes between transmitter and
receiver.
The "RX Lanes" block is essentially a wrapper for the module represented
in Fig. 5.5. This module is formed by three different entities. These entities
basically do the Code Group Synchronization (CGS), the Initial Lane Align-
ment Sequence (ILAS) and the data de-framing. During the CGS, the FPGA
locates comma characters in its input data stream coming from the ADCs.
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Figure 5.5: RX LANES, register transfer level (RTL) representation.
Once a certain number of consecutive comma characters have been detected
on the lanes, the upper block of Fig. 5.5 de-asserts the SYNC signal to the
ADCs. Then the ADCs capture the change in SYNC and starts the ILAS
on the next local multiframe clock (LMFC) boundary. The other blocks in
Fig. 5.5 do the ILAS and the data de-framing implemented using a proce-
dure and a state machine written in VHDL. The ILAS aligns all the lanes of
the link, verifies the parameters of the link and establishes where the frame
and multi-frame boundaries are in the incoming data stream at the receiver.
Data de-framing, implemented in the same state machine, maps the frames
built according to the JESD204B configuration chosen, in samples available
to be processed by the data processing block.
The block labeled as "TX Lanes", in Fig. 5.1, implements the transport layer
and the data link layer of a JESD204B transmitter (Fig. 5.6). The firmware
written for this block does the exact opposite of the receiver.
5.7 Registers
The FPGA firmware implements a set of control and status registers through
which the accelerator control system can set the amplitude and phase loop
parameters and the configuration parameters for the ICs on the RF IOC,
5.7. Registers 67
Figure 5.6: JESD204B transmitter implementation. [24]
Figure 5.7: SPI (above) and IIC(under) interfaces.
RFFE and PM boards. These registers (Fig. 5.1) are labeled as "Configura-
tion registers" and "Control loop registers". Actually the control register is
formed by eight blocks: one block for each controlled cavity. These registers
are the slave blocks for the IPbus core.
5.7.1 Configuration Registers
These registers are used to:
• configure the ADCs, DACs and PLLs in the RF IOC board;
• configure the digital step attenuators, the VGAs and RF switches in
the RFFE board;
• read the digitized values of RF power from the PM board.
A dedicated firmware finite state machine takes care of network transac-
tions of the IPbus protocol in SPI and IIC transactions for reading and writ-
ing IC specific registers. SPI and IIC have a master-slave architecture (Fig.
5.7) with a single master (the FPGA) that originates the frame for read-
ing/writing transactions.
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Parameter Reg. Off. Wid. R/W
Decimation factor 0 0 6 W
Phase Loop enable 0 12 1 W
Field Loop enable 0 13 1 W
Phase Locked 0 14 1 R
Field Locked 0 15 1 R
SEL/GDR 0 16 1 W
Power Enable 0 17 1 W
CIC enable 0 18 1 W
Phase shift 1 0 16 W
Quiescent power 2 0 16 W
Phase Set Point 3 0 16 W
Field Set Point 4 0 16 W
Phase Proportional Gain 5 0 16 W
Phase Integral Gain 6 0 16 W
Field Proportional Gain 7 0 16 W
Field Integral Gain 7 0 16 W
Phase Error 14 0 16 R
Field Error 14 16 16 R
Frequency Error 15 0 24 R
Phase Correction 16 0 16 R
Field Correction 17 0 16 R
Table 5.1: Parameters of the phase and amplitude field control loops.
5.7.2 Control Registers
The control registers, as said before, are used to set the parameters for am-
plitude and phase loops. The main parameters of control registers for each
cavity controlled are listed in table 5.1.
5.8 Signal Processing
Fig. 5.8 shows the block diagram of the firmware for signal processing, im-
plemented in VHDL. The signal from the pick-up antenna is digitized by
RF ADC with a suitable sampling frequency, as described in section 3.5.
The digitized signals, possibly decimated, are demodulated in in-phase and
quadrature components. To accomplish this operation the CORDIC algo-
rithm in vectoring mode is applied: from the two rectangular coordinates
(in-phase and quadrature components), the phase and the amplitude (polar
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coordinates) of the RF field are obtained. Since phase and amplitude/mag-
nitude cavity field are meaningful physical properties, it is convenient to
control them independently. The use of polar coordinates, allows their man-
agement with different control loops and independent proportional and in-
tegral gains.
The amplitude modulation is done by a proportional-integral (PI) controller.
On the amplitude correction an offset is added (a quiescent power) whose
value represents the power in the cavity when the feedback loops are open
and in critical coupling condition.
The phase feedback loop depends on which operating mode of the cav-
ity has been selected. In SEL mode the cavity phase signal is the sum of
cavity phase and the phase shift imposed by the controller, while in GDR
mode the phase signal represents the phase modulated by the PI block of
the controller. In SEL mode a phase shift changes the length of the loops
and consequently the resonance frequency. Optimizing this value brings
the auto-oscillating frequency of the entire system close to the resonance
frequency of the cavity and maximizes the auto-oscillating magnitude. Also
in the phase feedback circuit the gain is set as high as possible, but avoid-
ing auto-oscillation of the circuit itself. The cavity phase and the magnitude
so obtained are reconverted in rectangular coordinates using the CORDIC
algorithm in rotation mode. These coordinates are the inputs of the CPM
block, which works by adding at the input the in-phase and quadrature
components of the orthogonal correction signal. The phase correction sig-
nal is obtained by a comparison with the reference phase too; this is needed
to set the phase required to optimize the transit time factor of the particles
in cavities. The in-phase and quadrature signals at the output of the CPM
block are modulated, fed into the digital analog converter, filtered with a
narrow band-pass filter and routed to the power amplifier [41]. In the next
sections the main blocks will be detailed.
5.8.1 The Demodulator
The demodulator firmware block is essentially a FSM that implements three
functionalities:
• acquires the in-phase and quadrature components taking their abso-
lute value, since the CORDIC block require only positive value at its
inputs;
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Figure 5.8: FPGA Data Flow.
• makes a moving average of subsequent samples. This functionality is
almost mandatory for reducing the white noise. Therefore it is useful
to increase the ADC SNR and so to reduce the impact of clock and
aperture jitter. This process is very important when signals are sam-
pled outside the first Nyquist zone;
• decimates the samples coming from the ADC in order to adhere to the
sampling frequency, as per the equation 4.10. The decimation factor is
D.
5.8.2 Cordic Rotation
The control algorithm uses coordinate transformations from cartesian coor-
dinates to polar coordinates and vice-versa. Usually these transformations
require trigonometric functions that are not easily implemented in a FPGA.
The COordinate Rotation DIgital Computer (CORDIC) algorithm solves this
problem by calculating vector rotations summing up progressively smaller
pseudo rotation [14]. This algorithm is based on the rotation of the vector
from position (x1, y1) to position (x2, y2), represented in Fig. 5.9 and by
equations 5.1. ⎧⎨⎩x2 = x1 − y1 tan(θ)y2 = y1 + x1 tan(θ) (5.1)
The CORDIC algorithm makes iterative rotations of angles tan(θ)i = 2−i,
using a shift instead of a multiplication by a tangent. Therefore for the i-th
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Figure 5.10: CORDIC entity, RTL representation.
rotation, equations 5.1 can be written as:⎧⎪⎪⎪⎨⎪⎪⎪⎩
xi+1 = xi − yi2−idi
yi+1 = yi + xi2
−idi
ai+1 = ai − diθi
(5.2)
where di is ±1 and ai is the accumulative angle rotated at each iteration.
During the i-th pseudo rotation the output term is scaled by a factor 1/ cos(θi),
so at each rotation a scaling factor has to be applied, giving a whole scal-
ing factor equal to KSC . Fig. 5.10 shows the RTL block implementing the
CORDIC algorithm. As mentioned before, the algorithm can operate in two
modes: in vectoring mode di = −sign(xiyi), after n pseudo rotations, the
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outputs of the block are:⎧⎪⎪⎪⎨⎪⎪⎪⎩
xo = KSC
√
xi2 + yi2
yo = open
ao = ai+ arctan(yi/xi)
(5.3)
with xi,yi,ai, xo,yo and ao the inputs/outputs of the block in Fig. 5.10. In
rotation mode di = sign(ai), after n pseudo rotations, the outputs of the
block are: ⎧⎪⎪⎪⎨⎪⎪⎪⎩
xo = KSC(xi cos(ai)− yi sin(ai))
yo = KSC(yi cos(ai) + xi sin(ai))
ao = open
(5.4)
5.8.3 The Proportional Integral Controller
As described in section 3.6, the PI controller has been chosen as control law
for the amplitude and the phase control loops.
The controller has two branches: the proportional and the integral one. The
proportional part consists in the multiplication between the error and a pro-
grammable proportional gain (see Tab. 5.1). The integral is an accumulator,
that continuously sums the present error with previous errors multiplied by
a programmable integral gain (see Tab. 5.1). At the end, output of the two
branches are added together.
5.8.4 The Complex Phase Modulator
In SEL mode the CPM adds a correction vector in quadrature to its input
vector and therefore corrects for phase and magnitude errors caused by a
detuned cavity, as stated in section 3.7.2. The magnitude of the output vec-
tor from the CPM block is:
| ⃗vout| = |v⃗in| 1
cos(φ)
→ | ⃗vout||v⃗in| =
1
cos(φ)
(5.5)
If this correction vector has the same value of the detuning angle of the
cavity, that is:
cos(φ) = cos(Ψ) (5.6)
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the CPM (eq. 5.5) has the inverse transfer function of the cavity (eq. 2.12).
With this firmware block the magnitude error and the phase error due to
the cavity detuning are corrected at the same time avoiding the coupling
between the two control loops.
5.8.5 The Modulator
The modulator firmware is essentially a FSM that multiplies the in-phase
and quadrature components alternately by 1 and−1, to restore the negative
components of the samples and then they are summed together. These op-
erations are done taking into account the decimation factor D of equation
4.10;
5.8.6 Frequency Error
The computation of the frequency error is based on the concept of instan-
taneous frequency. In a discrete time domain, given an analytic signal s(n)
in polar form, that is s(n) = a(n)ejϕ(n), where a(n) is the discrete magnitude
and ϕ(n) the discrete phase [42], the discrete time instantaneous frequency
is defined as the backward difference of the phase:
f(n) = [ϕ(n)− ϕ(n− 1)]mod(2π) (5.7)
where mod(2π) reflects the periodic nature of ϕ(n).
The VHDL code to compute the frequency error makes an accumulation of
f(n) values according to equation 5.7 where ϕ(n) is the phase error at the
n-th instant. The mod(2π) is implemented using the wrap-around option of
the resize function (section 5.2).
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6 EPICS Based Radio Frequency
Control System
6.1 Introduction
The RF control system communicates with the RF IOC board via the EPICS
Channel Access and renders all its functionalities controllable from the EPICS
environment. The first part of this chapter gives a brief overview of what
a particle accelerator control system is, focusing in particular on the EPICS
architecture and its features. The rest of the chapter is split in two sections.
In the first a description of the EPICS device driver designed is given. In the
last section the frequency control of the cavity is fully explored.
6.2 Particle Accelerator Control Systems
The particle accelerator control system enables users control and operate all
the particle accelerator machine interactively from a unique control room.
The control system can be split in several working subsystems. The main
subsystems are: beam diagnostics, transport, criogenycs, vacuum, RF con-
trol system and personnel protection. The Fig. 6.1 represents a generic par-
ticle accelerator control system.
The subsystems work together to let the global control system do what it
is expected. They are different and heterogeneous subsystems, therefore an
upper framework to supervise them is crucial. The framework chosen is
EPICS.
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Figure 6.1: Accelerator control system architecture.
6.3 EPICS
EPICS (Experimental Physics and Industrial Control System) is a set of soft-
ware tools that are key to realize control system for particle accelerators or
more in general for large physical experiments. It is designed for distributed
control systems with a large number of computers connected together.
EPICS has Client/Server and Publish/Subscribe model for communication
between computers. This architecture is built on an efficient protocol for
data transfer, the Channel Access (CA) and a real-time distributed database
[18].
Fig. 6.2 shows the EPICS architecture for a particle accelerator control sys-
tem. The computers, here called Input/Output controllers (IOCs), work as
server pushing data from the hardware. The data published to the clients
are gathered by clients using the CA network protocol. The CA protocol
communication is usually done via Ethernet.
The data is published from IOCs to clients in form of Process Variables
(PVs). In EPICS a PV is a named piece of data associated with the machine.
The PV implementation is made through structures called records. In EPICS
environment a record identifies an object with:
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• a unique name;
• a behavior defined by its type. For example Analog Input (ai) and
Analog Output (ao) records, do input/output operations, from/to hard-
ware, with analog values;
• multiple fields, where features are defined;
• optional links with other records;
• optional association with hardware using the device support.
Therefore, each PV is defined by a record and a list of records forms a
database. The database is loaded by the IOC.
An IOC is a set of routines that defines the PVs and implements the real-time
control algorithms; basically it defines the routines for the communications
with the channel access and with the hardware, stores and manages the PVs.
An EPICS IOC diagram, with its main blocks, is represented in Fig. 6.3.
The blocks of Fig. 6.3 have the following functionalities:
• the channel access is the software interface between the IOC and the
transmission channel;
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Figure 6.3: Block diagram of a EPICS IOC.
• the IOC database is the storage where the PVs are defined and avail-
able to the clients;
• the Database Access is the module in charge of manage the accesses to
the database;
• the Record Support is the module to manage the records;
• the Device Support is the template used to define new modules that
implement the communication with hardware devices;
• the Device Drivers are modules that interface directly with the hard-
ware. They are provided to isolate device support routines from de-
tails of the interface to the hardware.
Among the EPICS CA clients, the Control System Studio (CSS) was cho-
sen in the context of this thesis. CSS is a collection of tools with monitors
and operating panels for large scale control systems, such as the ones in
the accelerator community. Fig. 6.4 shows an example of a Graphical User
Interface (GUI) developed using CSS for an EPICS control system.
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Figure 6.4: Cryostat monitor interface developed with CSS.
6.4 RF Control System
The RF control system is a subsystem of the global control in charge of mon-
itor, control and operate the boards housed in the ORC box. A great effort
was devoted in the development of the EPICS device driver to support the
communication with the RF IOC board by the global control system.
The remote communication from the RF IOC to the clients is implemented
with the architecture shown in Fig. 6.5.
The more common software components of Fig. 6.5 have been described in
the previous section, while the custom components chosen and developed
in this architecture are detailed in the next sections.
6.4.1 EPICS Device Driver Support
In this section the device/driver supports developed in order to commu-
nicate with the hardware are detailed. These supports constitute a soft-
ware layer written in C/C++ based on the asyn package, described in para-
graph 6.4.2. Device and driver support is outlined in Fig. 6.6. Records may
have special attributes that specify link fields to user-defined functions exe-
cuted during record processing. Hence support is generally intended as the
code snippets that allow a particular type of record to communicate with
the hardware. Sometimes the device support for different types of records
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Figure 6.6: IOC-EPICS device/driver support architecture.
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shares code that reflects common functionalities: this code forms a separate
module called driver support. This module can be accessed also by other
code non-record related, as shown in Fig. 6.6.
The driver support is referred to software layer used to perform the slow
control services of the RF IOC board and the other boards in the ORC box.
Basically the driver support reads and writes registers implemented in the
FPGA via VHDL and described in section 5.7. In the support software
the hardware is represented by interfaces and classes that mimic hardware
boards and the functionalities of each integrated circuit. The object hierar-
chy of the driver support is presented in Fig 6.7.
The lowest-level read and write functions to the memory-mapped registers,
implemented in the FPGA, are based on the read and write functions respec-
tively, provided by the µHAL A.P.I.; e.g. a C++ library that is a component
of the IPbus suite. This µHAL is shortly described in paragraph 6.4.3.
Each device driver can be used to control one or more RF controllers. To
allow this, operators from a remote console set and get working parameters
that can be subdivided, based on how and where they access the FPGA
internal registers, in three groups:
1. amplitude and phase loop parameters;
2. configuration ICs parameters through PVs;
3. configuration ICs parameters non-record related.
The first point represents the parameters, represented in the IOC database
as analog input/output records, that can access control registers (section
5.7.2). Most of these parameters are reported in table 5.1.
The second point of the previous list refers to the parameters stored in the
database as "ai" or "ao" records. As reported above the C++ classes in the
driver support represent the boards and their ICs. Therefore during record
processing the functions of the high level classes that interact with different
devices are called. As shown in Fig 6.7 these classes call lower level classes,
i.e. spiMaster and i2cMasterBase classes, that through the set and get atomic
methods provided by µHAL library, implement the low-level write and read
functions to the memory-mapped registers. The type of low level classes
involved in the record processing depends on the serial protocol provided
by the integrate circuit slave.
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Figure 6.7: Collaboration diagram of the software classes in the driver support developed.
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Figure 6.8: AsynPortDriver architecture.
The last point of the list represents the parameters used to configure the
ADCs, DACs and PLLs in the RF IOC board. Usually this configuration
happens once during the connection of the asyn process. These parameters
are not record related.
6.4.2 AsynDriver
AsynDriver, or simply Asyn, is a general purpose package for interfacing
device specific code to low level communication drivers. Essentially it pro-
vides a standard interface between device supports and device drivers [43].
The Asyn package is written in C/C++ and it provides the functions nec-
essary to write servers, the port drivers and clients, such as EPICS device
supports/drivers. Here is declared the method connect, used to connect
to the hardware. Moreover the package provides specific I/O interfaces as
asynInt32, asynOctet and asynFloat64, each one equipped with at least the
two methods read() and write(). AsynPortDriver is a C++ class that is in-
tended to make easier writing asyn port drivers as it takes care of most of
the details of writing a port driver. It calls the original asynDriver functions,
which are hidden from the derived classes that are based on asynPortDriver.
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This device support package increases modularity avoiding the creation of
a new record type for each type of device.
6.4.3 µHAL
µHAL [21] is a C++ library providing an end-user interface for IPbus reads,
writes and Read-Modify-Write (RMW) operations. In µHAL the target’s
registers layout is specified by XML files, allowing a hierarchical address
structure of register nodes. It promotes modularity by referencing other ad-
dress files containing the layout of registers in common repeated modules.
The XML file that maps the parameters contained in table 5.1 is listed be-
low.
Listing 6.1: Registers layout xml file
<node id=" r f _ c h _ r e g i s t e r ">
<node id=" reg_0 " address=" 0x00 " permission = "rw" fwinfo=" endpoint ;
width=0 ">
< !−− <node id=" d e c _ f a c t " mask = " 0 x0000003f "/> −−>
< !−− <node id=" downsamp_fac_exp " mask = " 0 x000007c0 "/> −−>
< !−− <node id=" counter_c lockwise " mask = " 0 x00000800 "/> −−>
< !−− <node id=" phase_loop_en " mask = " 0 x00001000 "/> −−>
< !−− <node id=" f i e ld_ loop_en " mask = " 0 x00002000 "/> −−>
< !−− <node id=" phase_locked " mask = " 0 x00004000 "/> −−>
< !−− <node id=" f i e l d _ l o c k e d " mask = " 0 x00008000 "/> −−>
< !−− <node id=" cav_mode " mask = " 0 x00010000 "/> −−>
< !−− <node id=" power_en " mask = " 0 x00020000 "/> −−>
< !−− <node id=" c i c_en " mask = " 0 x00040000 "/> −−>
</node>
<node id=" p h _ s h i f t " address=" 0x01 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" quies_pw " address=" 0x02 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_set_point " address=" 0x03 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" f l d _ s e t _ p o i n t " address=" 0x04 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_P_gain " address=" 0x05 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_I_gain " address=" 0x06 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" f ld_P_gain " address=" 0x07 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" f l d _ I _ g a i n " address=" 0x08 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_lck_thrs " address=" 0x09 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" f l d _ l c k _ t h r s " address=" 0x0a " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_lck_wind " address=" 0x0b " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
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<node id=" f ld_lck_wind " address=" 0 x0c " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_f ld_err " address=" 0x0d " permission = "rw" fwinfo=" endpoint ;
width=0 ">
< !−− <node id=" ph_err " mask = " 0 x0f "/> −−>
< !−− <node id=" f l d _ e r r " mask = " 0 xf0 "/> −−>
</node>
<node id=" f r e q _ e r r o r " address=" 0 x0e " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" ph_corr " address=" 0x10 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
<node id=" f l d _ c o r r " address=" 0x11 " permission = "rw" fwinfo=" endpoint ;
width=0 "/>
</node>
Transactions are queued within the transport layer payload buffers until
either the dispatch method is called or the payload of the request/response
packet is full. The µHAL library also has bindings for Python, which acts as
a useful platform for quickly developing test scripts or control software.
6.5 RF Cavity Tuning
In section 3.9 was shown how the cavity frequency tuning system works.
Basically there is a mechanical compression system which uses a deforma-
tion tuner for its operation. An automatic control system based on the step-
per motors is therefore fundamental to keep the cavity resonance frequency
close to its own eigenfrequency.
Stepper motors are controlled by the Beckhoff terminal KL2541 [44] (as shown
in Fig. 6.9): a stepper motor driver with up to 5A/ph current, limit switches
and encoder support. To interface the Beckhoff driver card with the accel-
erator control system an EPICS driver support was developed. This driver
uses the EPICS modbus module as the low level communication channel.
The KL2541 has two kinds of registers: the "process communication" reg-
isters are 6 modbus registers, whereas the "register communication" regis-
ters are 128 internal memory locations with motor parameters that can be
accessed through read/write operations via modbus registers. An asyn-
PortDriver port (motorDriver) masks this programming interface while the
motor record support reads and writes to the motorDriver port.
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Figure 6.9: Tuner control.
6.5.1 State Machines
The automation process is easily represented as in a state diagram (see Fig.
6.10): each circle is a state. As the number of states is finite and the machine
is in only one state at a time, the process can be modeled as a finite state
machine (FSM) where the transition from a state to another (depicted with
arrows) is triggered by external events.
In EPICS, FSM can be implemented either:
• as part of the IOC;
• as a program running in client-side.
The first approach is preferred when PVs that are the FSM inputs/outputs
are stored in the same IOC.
Since the machines that we are going to build exploit PVs from heteroge-
neous IOCs, the second approach was preferred.
6.5. RF Cavity Tuning 87
Figure 6.10: Cavity tuning state diagram.
6.5.2 Implementation
Event-driven FSMs implemented, mimic a typical operator behavior. The
FSM framework is built using Python language and is centered around var-
ious classes. Some of the key objects are:
• fsmBase: it is the actual FSM. It is instantiated at the program begin-
ning and it manages the state execution, the state transitions and it
interfaces to timers and inputs. Each FSM is derived from fsmBase;
• fsmThread: for each FSM, makes a new thread operating in parallel
with respect to other machines. Moreover it manages the start and the
stop of the machine;
• fsmIO: represents the FSM inputs and outputs. It contains the PVs ref-
erences and it manages the I/O operations with the Channel Access;
• fsmTimer: is the FSM timer. It keeps the status informations and it
executes the FSM when it expires.
6.5.3 Routine for Cavity Tuning
In the new EPICS control system many FSMs have been implemented. As
an example for a FSM, the process of cavity tuning will be detailed.
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The FSM state diagram is represented in Fig. 6.10. At the beginning, during
the "idle" state, the FSM waits for an enable input given by an operator. If the
cavity is phase/field locked and the FSM is enabled, the machine changes
to "checkfreq" state. In this state the frequency error described in paragraph
5.8.6 is read from the RF controller. As per equation 6.1, if the error read is
greater than a programmable threshold the machine goes in "move" state,
where the stepper motor acts:
steps = [N(1 +G(|err| − thrs)] · sign(err) · S (6.1)
N is the minimum step number to do, G the controller gain, S is the sign.
The sign indicates the moving direction in order to correct a positive error.
The steps so computed are proportional to the frequency error exceeding a
given threshold.
In "move" state the end of the movement is waited and if there are no errors
the machine moves to "antiBounce" state. A timer is started and after a
programmable time the machine comes back to the "checkFreq" state, to
restart a new control loop. A wait period is necessary to avoid sampling the
input frequency just after the motor movements which affect resonance due
to mechanical vibrations. The FSM execution is interrupted when an error
is detected or the enable is off: the machine changes to error or end state,
respectively. [45]
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7 Tests and Results
7.1 Introduction
This chapter describes the validation and qualification of the RF controller.
After the development of the FPGA firmware and the essential parts of the
driver support, operate the boards contained in the ORC box was possi-
ble, therefore the hardware qualification stage could begin. A set of mea-
surements focused on determining some crucial parameters in the RF IOC
board and in the RFFE board were performed. Clock jitter, the ADC ENOB
and the signal integrity of the high speed serial links between FPGA and
converters were assessed. In the RFFE board the crosstalk between adjacent
channels and the distortion introduced by the input channels were evalu-
ated. After completion of the EPICS architecture to control the RF controller
and the hardware validation, the second stage could begin. It consisted in
the installation of the new RF controller with its control system in the ALPI
facility in order to operate eight cavities at the same time: four cavities (e.g.
one cryostat) with a resonance frequency at 80 MHz and four at 160 MHz.
The cavities were locked in SEL mode during the transport of a beam with
current of tens of nA of 32S. The performance of the RF control system was
validated through specific measurements to make sure it meets the specifi-
cations.
This chapter contains two sections. In the first one is presented the results of
the measurements carried out to validate the RF IOC and the RFFE boards.
In the second section is reported the measurements carried out to validate
the RF control system and its functionalities.
7.2 Hardware Validation
The hardware validation tests consisted in off-line measurements made with
laboratory test benches. They are detailed in the next sections. Fig. 7.1
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Figure 7.1: Measurement setup to validate the RFFE board.
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Figure 7.2: Theoretical ENOB at 80 MHz.
shows the measurement setup used to validate the RFFE board. The clock
reference and the input test signals were generated using a R&S R⃝SMW200A
Vector Signal Generator [46].
7.2.1 Effective Number Of Bits
After setting the parameters of the ADCs, their inputs were shorted on a
matched load. This was done in order to measure the electronic noise floor
for the different channels. The digitized data were transmitted to the FPGA
and here monitored using the chipscope Xilinx software tools and then pro-
cessed using Matlab R⃝.
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Figure 7.3: Theoretical ENOB at 160 MHz.
The upper limit of the ENOB was so obtained. A sinusoid generated via
Matlab R⃝ was overlapped to a normally distributed random noise to simu-
late the quantization noise, in such a way that its SNR = 6.02N +1.76, with
N = 16. Adding the sampled noise floor and using the equation:
ENOB =
SINAD − 1.76 + 20log(Vfullscale
Vinput
)
6.02
(7.1)
the theoretical ENOB was found. Since all the tests were done in the condi-
tion Vfullscale = Vinput, equation 7.1 can be rewritten as:
ENOB =
SINAD − 1.76
6.02
(7.2)
In particular, if the sinusoid has a frequency of 80MHz, Fig. 7.2, ENOB=
11.77, while for frequency of 160MHz, Fig.7.3, ENOB= 11.79. These ENOB
values are essentially identical, since they don’t depend on the input fre-
quency. These values are very close to the ENOB ≈ 12 reported in data
sheet of the ADCs used.
Table 7.1: Ideal ENOB.
fRF [MHz] ENOB
80 11.77
160 11.79
Table 7.2: Real ENOB.
fRF [MHz] ENOB
80 10.26
160 10.11
In case of signal frequency of 80MHz at the input of the ADCs, to clean the
test input from undesired harmonics, a narrow band-pass filter centered at
80MHz was interposed (section 4.5). The fast Fourier transform magnitude
of the sampled input signal at 80MHz is shown in Fig. 7.4 and the ENOB,
calculated following the equation 7.2, is ENOB80 = 10.26. With an input
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Figure 7.4: Real ENOB at 80 MHz.
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Figure 7.5: Real ENOB at 160 MHz.
frequency of 160MHz an ENOB160 = 10.11 is revealed, as shown in Fig. 7.5.
These values of ENOB fulfill the SNR requirements taken into account in
section 4.3.1.
7.2.2 Clock Performance
For the sake of clarity, here are reported the definitions of SNR, SINAD and
THD taken from the ADC data sheet [30]:
SNRdB = 10 · log
(
Ps
Pn
)
⇒ SNR∗ = Pn
Ps
= 10−SNRdB/10
SINADdB = 10 · log
(
Ps
Pn + Pd
)
⇒ SINAD∗ = Pn + Pd
Ps
= 10−SINADdB/10
THDdB = 10 · log
(
Ps
Pd
)
⇒ THD∗ = Pd
Ps
= 10−THDdB/10
(7.3)
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where Ps, Pn and Pd represent the power of the fundamental, the power of
the noise floor and the power of the first nine harmonics, respectively.
The combination of equations 7.3, holds:
SINAD∗ = SNR∗ + THD∗ (7.4)
and substituting typical values for the component chosen:
SINAD∗ ≈ SNR∗ ⇒ SINADdB ≈ SNRdB (7.5)
Therefore in this paragraph and more in general in this chapter SINAD and
SNR are considered equivalent parameters.
As stated in section 3.5, the main drawback in the DDC technique adopted
is that in the signal sampling the clock jitter has a large impact on the ADCs
effective resolution.
Combining equations 4.6, 7.2 and 7.5:
Tjitter =
1
2πfIN
10−(6.02·ENOB+1.76)/20 (7.6)
Substituting in equation 7.6 the values of table 7.2, a time jitter of 1 ps rms is
found. It is the upper limit in the figure of noise of the clocking system that
does not deteriorate the ADC performance. Looking at the ADC data sheet
the typical value of Taperture, from equation 4.7, it is easy to assert Tjitter ≈
Tjitter−External−Clock.
The digital oscilloscope used for quantifying the jitter is a 4-channel 20
GSa/s scope with an input bandwidth of 6 GHz, model 54855A [47] from
Agilent Technologies. The period jitter measurement floor, according to the
oscilloscope datasheet, is TINSTR = 2 ps rms. Tests have been carried out
using differential probe model E2675A [47] from Agilent Technologies, that
has a 7 GHz bandwidth.
We performed period jitter analysis by capturing multiple clock periods us-
ing the scope deep acquisition memory. The period jitter is the difference
between the measured period and the ideal period within an observation
window of at least 10000 cycles [48].
This measurement was taken in order to evaluate the jitter that affects the
clock signal at the ADCs inputs. The measurements gave us unexpected
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Figure 7.6: Jitter measurement in LMK04828 EVM.
results, because they were not in good accordance with equation 7.6; in par-
ticular we found a rms jitter Tjitter of 6 ps, instead of 1 ps as expected.
In order to quantify the performance of our measurement setup we took
the same measurement with a PLL LMK04828/6 evaluation module (EVM).
The EVM was setup with parameters advised by the vendor that hold a rms
jitter of 87.8 fs. The measurement taken with our setup is shown in Fig. 7.6:
the rms jitter so evaluated is 5.1 ps rms. This result indicates that the digital
oscilloscope is uncalibrate. Since measured jitter sums up as:
t2MEAS = t
2
DUT + t
2
INSTR (7.7)
where tMEAS , tDUT and tINSTR are total measured jitter, the jitter of device
under test and jitter due to instrument respectively. We have deduced that
the jitter measurement floor of our setup amounts to tINSTR ≈ 5ps rms. This
is an indirect confirmation that the total ADC jitter amounts to≈ 1 ps rms as
foreseen by eq. 7.6. Hence you can state that the jitter measurements taken
with the measurement setup just described are not reliable.
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7.2.3 Serial Links
The high speed serial links between FPGA and converters are one of the
critical points in the control card design, as these signals are expected to
carry digital data at frequencies in the gigahertz range. As written in 4.3.2,
the serial links support the JESD204B protocol. In this section the quality
of the serial links between the FPGA and the DACs is examined. Identical
considerations can be done for the serial links between FPGA and ADCs.
The DAC input clock divider registers were set in order to bypass dividers.
According to the table 31 of the DAC data sheet [25], the data rate of the
serial links was set in such a way that:
DR = 10× F ×K × fs (7.8)
where DR is the data rate, F = 2 is the frame number, K doesn’t care since
it is bypassed and fs = 121.9 MHz is the sampling frequency. Therefore
DR = 10× 2× 121.9 · 106 = 2.43 Gbps.
The JESD204B standard defines three speed grade variants, based on OIF
Optical standards (OIF-CEI-02.0) [49]. Variants differ for some parameters,
a sample of which are reported in table 7.3 and in Fig. 7.7.
Table 7.3: JESD204B requirements.
Parameter LV-OIF-Sx15 LV-OIF-6G-SR LV-OIF-11G-SR
Data Rate Max. 3.125Gbps 6.375Gbps 12.5Gbps
Diff. Output Voltage 500-1000 mV 400-750 mV 360-770 mV
Rise/Fall time ≥ 50 ps ≥ 30 ps ≥ 24 ps
The quality of the serial links can be assessed by looking at the eye diagram
at the receiving device. It was obtained by superimposing the individual
bits sent from the FPGA using a digital oscilloscope. The oscilloscope used
is the same described in section 7.2.2, but the probe used is a Solder-in differ-
ential probe head with 7 GHz bandwidth, model E2677A [47] manufactured
by Agilent Technologies.
The eye diagram, Fig. 7.8, is used to determine the receiver’s ability to ex-
tract the correct information from the incoming data stream.
The serial links data rate is less than 3.125 Gbps, that is the lower max data
rate defined by the JESD204B protocol. It is easy to observe that the eye
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Figure 7.7: Jitter requirement comparison based on maximum link rate. [50]
diagram in Fig. 7.8 matches the requirements written in the first column of
table 7.3.
In this context, the jitter is the deviation from the ideal switching point at
zero voltage cross. JESD204B standard specifies the jitter requirements for
both transmitter (TX) and receiver (RX) in terms of the percentage of the bit
period, as shown in Fig. 7.7. The receive jitter measurement turns out to
be tighter than the transmit jitter; it indicates how much jitter the receiver
can tolerate while still extracting the correct information from the incoming
data stream. In the eye diagram context the bit period is commonly called
the Unit Interval (UI). From the eye diagram and from the DR, one can find
that UI = 1/DR ≈ 411 ps. In the eye diagram is reported also the jitter
measurement done at the receiver and it has a peak-to-peak value of 71 ps.
This value is less than 0.35 UI as reported in Fig. 7.7. Therefore the serial
links on the RF IOC board match the requirements of a JESD204B serial link
with max rate of 3.125 Gbps.
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Figure 7.8: Eye diagram of a serial link between a DAC and a FPGA.
7.2.4 Characterization of RFFE Channels
As reported in the paragraph 4.4, the RFFE board is essentially divided into
eight identical sections (Fig. 7.9). Each one is formed by an input channel
next to an output channel; from the point of view of EMI this can be mod-
eled as a RF four-port network. Port 1 is the input of the ICh, port 2 is the
output of the ICh, port 3 is the input of the OCh and port 4 is the output of
the OCh.
The scattering parameter formalism, is a convenient way to describe the be-
havior of each RFFE board section at a given frequency. Every S-parameter
is the ratio between a signal coming out of one end (the reflected signal) and
a signal going into another end (the incident wave). A four port network is
described by a 4x4 scattering matrix.
V− = SV+ ⇒
⎡⎢⎢⎢⎢⎣
V −1
V −2
V −3
V −4
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣
S11 S12 S13 S14
S21 S22 S23 S24
S31 S32 S33 S34
S41 S42 S43 S44
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
V +1
V +2
V +3
V +4
⎤⎥⎥⎥⎥⎦ (7.9)
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Figure 7.9: a) Representation of a 4 port network b) Section of a RFFE formed by one ICh
and one OCh.
The S-parameter terms are: the input return losses (S11 and S33), the output
return losses (S22 and S44), the insertion losses (S21 and S43), the reverse
isolations (S12 and S34) and all the other terms are a measure of the crosstalk
between the channels.
The study of the crosstalk is the subject of this section. When a channel is
excited by a signal (the aggressor), a portion of it appears in the adjacent
channel (the victim) also when there isn’t a direct connection. The signal
in the aggressor channel induces a noise on the victim channel through the
fringe electric field and magnetic field lines between the channels. The noise
on the victim channel is superimposed to the useful signal and it propagates
till the end of the line.
We measured the numerical values of some scattering matrices. They were
found for different frequencies of stimulus signals and for different gain
settings, both for input channels and output channels. In order to accom-
plish these measurements a network analyzer, model E5061B [51] manufac-
tured by Agilent Technologies, was employed. With this instrumentation
we could evaluate the S11 and the S21 parameter. During the measurements
the ports not connected to the network analyzer were matched with an ex-
ternal load.
Four scattering matrices are reported. They have been evaluated at differ-
ent frequencies, 80MHz and 160MHz and for different gains of the input
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and output channels. Two configurations of gains were set. In the first con-
figuration, typical gains are set in the same way used to do the test reported
in section 7.3. The second configuration represents the worst case, where
all the channel gains were set at their maximum value; this configuration
might be used only during the first conditioning operations, where the sig-
nal picked up from the cavity has a power level of -30 dBm.
The scattering matrix at 160 MHz, with maximum channel gains configura-
tion:[
7.2 · 10−3 − j1.2 · 10−1 2.9 · 10−4 + j3.0 · 10−4 −7.0 · 10−6 − j3.5 · 10−4 1.8 · 10−5 − j2.6 · 10−5
−4.1 · 101 − j8.3 · 101 −7.1 · 10−2 − j1.3 · 10−1 −3.2 · 10−3 − j3.1 · 10−3 3.0 · 10−4 − j8.6 · 10−4
1.7 · 10−4 − j9.5 · 10−4 2.2 · 10−5 − j1.5 · 10−4 1.8 · 10−2 + j2.3 · 10−2 −3.6 · 10−4 − j1.8 · 10−3
−8.6 · 10−2 + j5.4 · 10−2 −7.8 · 10−3 − j6.9 · 10−5 −2.1 · 103 − j5.2 · 102 1.2 · 10−1 − j3.2 · 10−2
]
The scattering matrix at 160 MHz, with typical channel gains configuration:[
6.6 · 10−2 − j3.4 · 10−2 −1.6 · 10−1 + j3.0 · 10−1 −8.1 · 10−4 + j1.4 · 10−3 −1.4 · 10−4 − j1.7 · 10−4
1.1 + j3.1 −9.8 · 10−2 − j1.9 · 10−1 5.8 · 10−3 − j3.6 · 10−3 5.5 · 10−5 + j1.8 · 10−4
4.2 · 10−5 − j3.8 · 10−5 3.0 · 10−5 − j1.5 · 10−4 −5.9 · 10−2 + j4.0 · 10−2 −3.2 · 10−4 − j2.8 · 10−3
8.7 · 10−4 − j2.9 · 10−3 −4.7 · 10−3 − j2.6 · 10−4 −3.1 · 102 − j2.5 · 102 1.2 · 10−1 − j5.1 · 10−2
]
The scattering matrix at 80 MHz, with maximum channel gains configura-
tion:[
1.1 · 10−1 − j5.6 · 10−2 −2.9 · 10−4 − j4.1 · 10−4 −7.5 · 10−5 + j1.5 · 10−4 2.4 · 10−5 + j4.0 · 10−6
−8.2 · 101 + j5.1 · 101 5.3 · 10−2 − j1.2 · 10−1 6.4 · 10−4 + j5.8 · 10−3 1.6 · 10−5 + j6.7 · 10−4
1.8 · 10−4 + j4.4 · 10−4 7.7 · 10−5 + j7.0 · 10−6 −2.7 · 10−1 + j1.2 · 10−1 1.2 · 10−3 + j1.8 · 10−3
4.9 · 10−2 + j3.3 · 10−2 3.4 · 10−3 − j1.2 · 10−3 2.3 · 103 + j1.1 · 103 2.2 · 10−2 + j1.4 · 10−1
]
The scattering matrix at 80 MHz, with typical channel gains configuration:[
5.3 · 10−2 + j1.2 · 10−2 −1.7 · 10−1 − j2.9 · 10−1 4.9 · 10−4 − j7.4 · 10−4 1.2 · 10−4 − j6.5 · 10−5
−2.7− j1.9 1.0 · 10−1 − j1.7 · 10−1 −2.5 · 10−3 + j1.6 · 10−3 −1.0 · 10−4 + j5.2 · 10−5
−2.5 · 10−5 + j1.3 · 10−5 6.9 · 10−5 + j1.1 · 10−5 −2.7 · 10−1 + j1.2 · 10−1 1.8 · 10−3 + j2.8 · 10−3
−6.5 · 10−4 + j1.5 · 10−3 1.7 · 10−3 − j4.9 · 10−4 3.6 · 102 + j2.7 · 102 4.5 · 10−2 + j1.3 · 10−1
]
An easier way to evaluate the S-parameter terms is to compute their magni-
tudes in decibel:
SnmdB = 20 ∗ log(|Snm|) (7.10)
The main crosstalk parameters considered are the S41 and the S23. Their
values in dB, for different configurations, are representative of the crosstalk
at the input of the power amplifier due to the signal picked up from the
cavity (the S41 term) and the crosstalk at the input of the ADC due to the
signal at the output of the DAC after being filtered (the S23 term). These
values are reported in tables 7.4 and 7.5.
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Table 7.4: Measurement for typical gain
setting.
fRF [MHz] S41dB S23dB
80 −55.6 −50.5
160 −50.3 −44.6
Table 7.5: Measurement for maximum gain
setting.
fRF [MHz] S41dB S23dB
80 −20.0 −46.95
160 −24.5 −43.4
Other scattering matrices were measured, taking as victim and aggressor
channels that belong to different sections, also for sections placed at the
opposite sides of the board. The S-parameters found with these last mea-
surements are similar to those found before, but scaled down by a factor
proportional to the distance between the channels considered for the mea-
sure.
7.2.5 Distortion of the RFFE Input Channels
Care must be taken to avoid significant distortion and noise corruption for
the signals picked up from cavities, that are attenuated or amplified by the
RFFE input channels, because PI loops will do their best to counteract these
errors even if they do not relate to the physical process of interest. In this
section the sensitivity of the input channels to these disturbances is evalu-
ated.
As illustrated in section 4.4, the input channels have to adapt the power
signal levels within a range from -30 dBm to +33 dBm. The RFFE input
channel is essentially an amplifier with a programmable gain from -22.5 dB
to 31 dB, formed by a common programmable attenuator and three different
selectable paths: the upper path is a transmission line, the middle path has
one amplification stage and the lower path two amplification stages.
The parameter chosen to evaluate the sensitivity of each input channel is
the Total Harmonic Distortion (THD):
THD =
√
V 22 + V
2
3 + · · ·+ V 210 +N2
V1
(7.11)
where Vi is the RMS voltage of the i-th harmonic, i = 1 is the fundamental
frequency and N is the rms voltage of the noise.
The measurement was performed injecting at the input a sine wave with
a power from -30 dBm to +33 dBm. Therefore the corresponding output
was sampled by the digital oscilloscope and so the signals were elaborated
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Figure 7.10: Percentage THD of the ICh for different gains at 80 MHz.
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Figure 7.11: Percentage THD of the ICh for different gains at 160 MHz.
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using Matlab R⃝and its thd() built-in function. The number of superior har-
monics taken to evaluate the THD is nine. Some plots representing the THD
expressed in percentage are shown in Fig. 7.10 and in Fig. 7.11.
In this context, the THD, at a given frequency, is assessed with respect to the
ENOB reported in table 7.2. The minimum signal level, expressed as peak
value, that can be measured from the ADC is:
Vmin =
Vfullscale
2ENOB
(7.12)
Therefore the channel is considered good enough if the fundamental har-
monic level at the output of the channel (V o1), multiplied by THD is less
than Vmin, that is:
V o1 × THD < Vmin (7.13)
In Fig. 7.10 and in Fig. 7.11, for a given frequency, the operating points
(input power, channel gain) that fulfill the inequality 7.13 are marked with
a star.
7.3 Radio Frequency Control System Validation
The evaluation of the performance of the RF control system consisted in the
measurement of general parameters like stability, overshoot, settling time
and steady state errors, besides of course its overall suitability for the task
at hand.
During the first test the performances of the phase and amplitude feedback
control loops, concerning the rejection of disturbances and the ability of fol-
lowing a reference signal were evaluated. In the second test the suitability
of the prototype RF controller has been tested by measuring the amplitude
and phase stability.
The data reported in the next sections were probed using the Integrated
Logic Analyzer(ILA), one of the ChipScope Pro R⃝tool provided by Xilinx.
ILA is a customizable logic analyzer core that can be used to monitor the
internal signals in the firmware of the FPGA. ILA can acquire 217 samples at
maximum and sample them synchronously with redefined firmware clock.
During the tests, the ILA could monitor the signal for a window time of
tw = 2.2s and multiple and continue acquisitions were taken. In the pictures
of the next sections a maximum of 50 ms of the recorded data are shown.
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Figure 7.12: Measurement setup during the RF control system validation.
Figure 7.13: Block diagram of a basic feedback loop.
The measurement setup used is reported in Fig. 7.12.
7.3.1 Performances of the Control Loops
From equations 3.9 and 3.10 there are only two transfer functions to de-
scribe how the system reacts to plant disturbances and measurement noise
and how it reacts to references changes. Since the two functions are comple-
mentary, the study of one transfer function gives insight for the other.
Looking at the Fig. 7.13, each block or signal can be assigned to a real device
or signal, as:
• the plant G is formed by the chain: DAC housed in the RF IOC, helical
filter, RFFE output channel, power amplfier, QWR cavity and pick-up
antenna;
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Figure 7.14: Step response of the field amplitude when its set-point is changed, for a
medium beta cavity.
• the plant disturbances w are the microphonics and the slow frequency
drifts described in section 3.3;
• the measurement noise n is essentially composed by the ENOB, the
crosstalk between channels in the RFFE and their distortion;
• the tracking errors are referred as magnitude (or amplitude) error and
phase error in Fig. 5.8;
• the controller is implemented by a PI controller in FPGA.
From tests in the field it turns out that the measurement noise is negligible
with respect to the plant disturbances. Therefore it can be ignored in the
block diagram, and the equations 3.9 and 3.10 become:
Y (s) =
1
1 +K(s)G(s)
W (s) +
K(s)G(s)
1 +K(s)G(s)
R(s) =
= S(s)W (s) + T (s)R(s)
(7.14)
E(s) =
1
1 +K(s)G(s)
(R(s)−W (s)) =
= S(s)(R(s)−W (s))
(7.15)
The behavior of plant G in working condition is actually very difficult to
evaluate in terms of poles, zeros or frequency response. Therefore the re-
sponse of the transfer function is analyzed, by studying its step responses
when the set-points of phase and amplitude are changed.
The step response can be described essentially by four parameters: the rise
time, the eventual overshoot, the settling time and the ringing. The analysis
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Figure 7.16: Step response of the field amplitude when its set-point is changed, for a low
beta cavity.
of these parameters gives information about the system stability, the abil-
ity to reach a stationary state when starting from another state and some
information about the frequency resonance.
Fig. 7.16 and 7.17 report the step response of the measured signal y when
the field and phase set-points have a step discontinuity for a low beta cav-
ity. The ringing presence in Fig. 7.17, is not an effect of the step set-point
changes, but it is caused by the plant disturbances w(t) L−→ W (s). Looking at
the period of the disturbance, it is likely due a mechanical vibration, prop-
agated to the cavity by the vacuum pump mechanical setup. In fact this
ringing is visible only in the step response of a low beta cavity, since its wall
is thinner than that of a medium beta cavity, hence it is more susceptible to
external disturbances that propagate to the cavity. Indeed of the ringing is
not present in a medium beta cavity (Fig. 7.14, 7.15).
Step response is a powerful tool to understand if the proportional and inte-
gral gains of the PI controller implemented in FPGA are set properly. Since
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Figure 7.17: Step response of the field phase when its set-point is changed, for a low beta
cavity.
the step responses, is fast both in phase and in amplitude, without over-
shoots or ringings and the steady state is achieved, it is easy deduce that the
PI controllers have been tuned optimally. In the other hand, it is question-
able if the tuning done guarantees enough stability margin.
7.3.2 Stability of the Control Loops
As stated in section 4.3.1, in order to guarantee an optimal acceleration of
the beam, the stability of the electrical field into the cavities (for a heavy
ion Linac like ALPI) requires a phase stability of at least 0.5◦ and a gradient
stability of about 0.5% rms. Suitable indicators to validate the stability per-
formance of the RF IOC board are the rms value of the residual errors both
for phase and magnitude parameters.
Typical residual errors in time domain are given in Fig. 7.18, 7.19, 7.20 and
7.21. Concerning low beta cavity in Fig. 7.19, it presents the same ringing
effect observed in the step response described in the previous paragraph.
Furthermore, there is an overlapped oscillation at approximately 1500 Hz.
This frequency is an high order eigenfrequency of the central conductor for
this kind of cavity. From graphs on Fig. 7.20 and 7.21 it is hard to extrapolate
any useful information.
A better visualization of the different frequencies perturbations affecting the
cavities is achieved calculating the integrated rms detuning spectrum [18]:
∆d(fn)rms =
√∑n
1 |F [∆d(t)]i|2√
2
(7.16)
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Figure 7.18: Field amplitude error for a low beta cavity operating in SEL.
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Figure 7.19: Field phase error for a low beta cavity operating in SEL.
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Figure 7.20: Field amplitude error for a medium beta cavity operating in SEL.
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Figure 7.21: Phase amplitude error for a medium beta cavity operating in SEL.
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Figure 7.22: Cumulative spectrum of the phase error for a low beta cavity SEL driven.
where ∆d(fn)rms represents the spectrum of the time series collected. It is
obtained accumulating the absolute squared values of the Fourier compo-
nents F [∆d(t)]i, up to the perturbation frequency fn.
Fig. 7.22 shows the integrated phase error for a low beta cavity. This graph
confirms the interpretations previously done for the Fig. 7.19.
For both integrated field amplitude errors graphs Fig. 7.23 and 7.25, there is
a source of noticeable amplitude error around the 10 KHz. Its origin is still
unknown. The perturbation only appears in the magnitude field measure-
ment.
From Fig. 7.22, 7.23, 7.24 and 7.25, it appears evident that the total value
of the phase fluctuation is 0.145◦, while for the field fluctuation is 6.9 · 10−4
rms. These values adhere to the requirements typical of a heavy ion Linac
like ALPI, that is a phase stability of at least 0.5◦ and a gradient accuracy
less than 0.5% rms.
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Figure 7.23: Cumulative spectrum of the amplitude error for a low beta cavity SEL driven.
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Figure 7.24: Cumulative spectrum of the phase error for a medium beta cavity SEL driven.
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Figure 7.25: Cumulative spectrum of the amplitude error for a medium beta cavity SEL
driven.
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8 Conclusions
In this document was presented a new digital radio frequency controller.
The system has been developed and commissioned at the LNL and has been
designed to work in a wide range of frequencies, thus spanning all types of
RF structures of the final SPES configuration, both in normal or supercon-
ducting conditions. It can be configured to work in generator driven res-
onator or in self excited loop mode. The control algorithms are implemented
in a FPGA, a re-programmable hardware, increasing the adaptability and
the programmability of the controller. Parameters and signals internal to
the FPGA can be set and read from the particle accelerator control system,
that it is designed using the EPICS framework. This architecture improves
flexibility, reliability and speeds up the software development. The remark-
able features of the controller are essentially two: the first is the utilization
of a complex phase modulator in SEL mode to compensate the disturbances
that affect cavities, thus disentangling the operations of the phase and am-
plitude control loops. The second is the digitalization of the signals picked
up from the cavities through a DDC technique. The measurements have
shown that this system guarantees a phase and an amplitude stabilization
in excess of those required for a heavy ion linear accelerator as ALPI.
The RF application, in this document, has been described in its main blocks.
For each block the main issues are faced and the choices taken to solve or
reduce the problems are argued. All the boards housed in the ORC box
have been described. Particular attention was paid for the main and more
challenging boards: the RF IOC and the RFFE. For all the boards every in-
tegrated circuit hosted in them was described as well as the communica-
tion between ICs and boards. The fundamental IC is the FPGA. Hence the
firmware blocks, written in VHDL, were treated in detail. Finally the soft-
ware, the lower layer in EPICS architecture, necessary for the communica-
tion with the hardware was detailed. Upon completion of the hardware-
firmware-software development, the boards were ready to be validated.
The DDC technique demands for ADCs a low jitter clock. Therefore mea-
surements to evaluate the jitter clock and the ENOB of the analog digital
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converters were taken.
The communication between data converters and FPGA is based on JESD204B.
In order to qualify these high speed serial links the signal integrity was stud-
ied. After the validation of the RF IOC board, some tests were done also for
the RFFE board. The quality of its input channels has been validated in
terms of signal distortion and crosstalk between channels.
The measurements done to qualify the hardware boards and to evaluate the
stability and the performance of the RF control system have been accom-
plished through an ion beam campaign with the Linac itself during May
2016. Therefore the hardware developed is now ready for mass production
in order to replace the existing analog controllers, since it has proved to have
better performances.
8.1 Contributions
As introduced in the abstract, the fifth, sixth and seventh chapters collect
most of my personal contributions made to the development of the novel
RF control system for ALPI. I have actively contributed in many ways of the
firmware and software developments, as well as to do the tests, qualification
and revision of the RF controller.
Firmware development took a significant part of my time due to inherent
complexity of control, configuration and operation of FPGA transceivers
concerning the JESD204B protocol. I developed, qualified and implemented
some digital processing blocks that are in the amplitude and phase control
loops. I also carried out the implementation and integration of the ether-
net based slow control centered around the IPbus software development
in the EPICS framework using C++, focusing on the driver support for the
distributed configuration of all the chips in the boards that make up the
controller.
With a deep insight on the firmware and software ecosystem I could carry
out an extensive test and qualification phase: from laboratory tests for as-
sessing the performance of the hardware in terms of noise, ENOB, SINAD,
THD and crosstalks, to in-beam tests with cold cavities in the fully opera-
tional Linac during a physics campaign.
Part of this work appears in the [41], [52] and [53].
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8.2 Outlook
So far, all operations related to accelerator configuration have been done by
the beam accelerator scientists. Given required species and energies they
perform an off-line simulation of the accelerator complex with a theoretical
model of the machine which accounts for particle interactions with machine
instrumentation and space charge effects; as a result, settings for magnetic
and electrostatic lenses as well as fields and phases for cavities are obtained.
Unfortunately particle accelerators host lots of complex non linear physical
phenomena and they involve many interacting systems with the require-
ment of being mostly insensitive to long term changes in individual compo-
nents (beam on target could lost weeks). All the deviations of physics based
simulations and system design from the installed system constitute a real
challenge for the design of control systems, aiming at practical or complete
automation of the timing process of a particle accelerator.
In the future we envisage to test an approach that stems from the adoption
of a matrix-based theoretical model of the machine instrumentation: this
model has fast computation times and can be deployed almost in real-time.
We will use the model in sections corresponding to machine sections that
during the tuning process are operated sequentially and we will feed the
on-line model with data sampled from the field via beam diagnostic instru-
mentations. We hope to be able to compare theoretical and field results so to
devise a control strategy for at least partial automatic tuning operation. In
the process the RF controller will be augmented with firmware and software
to support the process.
Automated tools for optimal cavity setting up can now be studied: link
LLRF variables to beam longitudinal dynamics metrics and quantify their
impact on beam acceleration is crucial for a correct acceleration. Further-
more the flexibility given us from a digital control system, based on FPGA,
gives us the opportunity to implement more advanced control methods in
order to reach better performances.
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A Beam Loading
A.1 Introduction
The next pages report the dissertation done by Sergey Belomestnykh during
the Superconducting RF School 2017 [13].
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One can now get following expressions for the forward and reflected waves: 
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To compensate the reactive part of the beam impedance, the cavity has to be detuned so 
that 
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Then matched or reflection-free condition will be reached at the beam current 
β
β
ϕ
β
β
ϕ
1
cos
1
cos
0ext
c
b
c0extb
−
⋅
=
−
⋅=⋅
QQR
V
I
VQQRI
 . 
This corresponds to forward power 
ext
2
c
forw QQR
V
P
⋅
=  . 
 
121
B PLL Parameters
B.1 Introduction
The RF IOC board houses two LMK04848 PLLs manufactured by Texas In-
struments (TI). TI provides to the developers a Clock Design Tool to facil-
itate the loop filter design and the device configuration. This tool was not
used, though.
In this appendix the formulas used to design the loop filter are reported.
B.2 Loop Filter Design
The minimum loop filter configuration contains a smoothing capacitor in
parallel to the RC section. So the loop filter impedance is:
Zf (s) =
1
s(C1 + C2)
1 + sR1C1
1 + sR1(
C1C2
C1+C2
)
=
k
s
1 + sτ2
1 + sτ3
=
k
s
1 + sτ2
1 + sτ2/b
(B.1)
Where τ2 is the time constant of the zero, τ3 is the time constant of the pole
and b = τ2/τ3 = 1 + C1/C2 .
Since a PLL can hardly be estimated to a second order system, it is not possi-
ble use the theory based on the natural frequency and damping factor con-
cepts typical in a second order system analysis. So to dimension the loop
filter parameters, it will make use of the open loop bandwidth and phase
margin concepts.
To ease explanation here it is reported the linear phase model of a PLL .
The open loop transfer function is expressed as:
G(s) =
φOUT (s)
φREF (s)
=
ICP
2π
Zf (s)
KV CO
s
1
N
(B.2)
The open loop bandwidth fc = ωc/2π is the frequency when |G(jωc)| =
1(or = 0dB) . The phase margin is defined as ϕm = ̸ (G(jωc)) + π .
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Filter Zf (s).
PFD/CP
Icp/2π
  LOOP
 FILTER 
   Zf(s)
  VCO
 Kvco/s
  DIV
  1/N φoutφref
LOOP OPEN
     HERE
Figure B.2: Linear model of a PLL.
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Figure B.3: PLL with a third order loop filter.
The open loop transfer function at ωc from (B.2) yields:
|G(jωc)| = ICPKV COk
2πN
1
ω2c
|1 + jωcτ2|
|1 + jωcτ3| =
ICPKV COk
2πN
1
ω2c
√
1 + (ωcR1C1)2√
1 + (ωcR1
C1C2
C1+C2
)2
= 1
(B.3)
The phase of G(jω) from (B.2) is denoted as:
Ψ(jω) = −π+ ̸ (1+jωτ2)− ̸ (1+jωτ3) = −π+tan−1(ωτ2)−tan−1(ωτ3) (B.4)
The point of zero derivative of the phase response will be ωMAX , this fre-
quency corresponding to the maximum value of Ψ(jω) for given values of
τ2 and τ3. It becomes:
ωMAX =
√
1
τ2τ3
. (B.5)
Using the last two equations we compute the value of the maximum phase
advance:
ϕMAX = Ψ(jωMAX) + π = tan
−1
(
τ2 − τ3
2
√
τ2τ3
)
= tan−1
(
b− 1
2
√
b
)
(B.6)
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b=τ2/τ3
ϕmax (dg)
Figure B.4: Value of the ratio of the time constant b = τ2/τ3 as a function of theG(jω) phase.
Solving the equation for b as a function of ϕMAX yields:
b =
1
(−tanϕMAX + 1/cosϕMAX)2 (B.7)
The numerical values of b as a function of ϕMAX are plotted in Fig. B.4.
Assuming ωc = ωMAX then ϕm = ϕMAX . From equation B.6 and knowing
that b = τ2/τ3 results:
τ2 =
√
b
ωc
(B.8)
τ3 =
1√
bωc
. (B.9)
Replacing the equations (B.8) and (B.9) into (B.3) yields:
ωc =
ICPKV COk
2πNωc
√ 1 +√b2
1 +
√
1/b
2 =
ICPKV CO
2πN
R1
b− 1
b
(B.10)
The value of the loop filter components can be calculated. The results are:
R1 =
2πNωc
ICPKV CO
b
b− 1 (B.11)
C1 = τ2/R1 (B.12)
C2 =
τ2τ3
τ2 − τ3/R1 (B.13)
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